





SLAS359 - DECEMBER 2001

### **PCM CODEC**

### **FEATURES**

- 2.7-V to 3.3-V Operation
- Designed for Analog and Digital Wireless Handsets and Telecommunications Applications
- Two Differential Microphone Inputs
- Differential Earphone Outputs and One Single-Ended Earphone Output
- Earphone and Microphone Mute
- Programmable Transmit, Receive, and Sidetone Paths With Extended Gain and Attenuation Ranges
- Programmable for 15-Bit Linear Data or 8-Bit Companded (μ-law and A-law) Mode
- Supports PCM Clock Rates of 128 kHz and 2.048 MHz
- Pulse Density Modulated (PDM) Buzzer Output
- On-Chip I<sup>2</sup>C Bus, Which Provides Simple, Standard, Two-Wire Serial Interface With Digital ICs
- Dual-Tone Multifrequency (DTMF) and Single-Tone Generator Capable of up to 8-kHz Tone With Three Selectable Resolutions of 7.8125 Hz, 15.625 Hz, and 31.25 Hz
- 2-Channel Auxiliary Multiplexer (MUX) (Analog Switch)<sup>†</sup>

- Capable of Driving 32  $\Omega$  Down to a 8- $\Omega$  Speaker
- Programmable Power Down Modes
- Pin Compatible to the TLV320AlC1103 and TLV320AlC1109 Devices for TQFP Only
- Available in a 32-Pin Thin Quad Flatpack (TQFP) Package and MicroStar Junior™ BGA

### **APPLICATIONS**

- Digital Handset
- Digital Headset
- Cordless Phones
- Digital PABX
- Digital Voice Recording

# **DESCRIPTION**

The TLV320AlC1110 provides extended gain and attenuation flexibility for transmit, receive, and sidetone paths. A differential earphone output is capable of driving speaker loads as low as 8  $\Omega$  for use in speaker phone applications. The single tone function on the TLV320AlC1110 generates a single tone output of up to 8 kHz. The resolution of the DTMF tone is also selectable to 7.8125 Hz, 15.625 Hz, or 31.25 Hz through the interface control. The analog switch provides more control capabilities for voice-band audio processor (PCM codec).



This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication *Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies* available from Texas Instruments.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

†These options are available on some devices. Please see the table of comparison for the last two generations of PCM codecs. MicroStar Junior is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



# **DESCRIPTION (Continued)**

The PCM codec is an analog-digital interface for voice band signals designed with a combination of coders and decoders (codecs) and filters. It is a low-power device with companding options and programming features, and it meets the requirements for communication systems, including the cellular phone. The device operates in either the 15-bit linear or 8-bit companded ( $\mu$ -law or A-Law) mode, which is selectable through the I<sup>2</sup>C interface.

A coder, an analog-to-digital converter or ADC, digitizes the analog voice signal, and a decoder, a digital-to-analog converter or DAC, converts the digital-voice signal to an analog output. The PCM codec provides a companding option to overcome the bandwidth limitations of telephone networks without degrading the sound quality. The human auditory system is a logarithmic system in which high amplitude signals require less resolution than low amplitude signals. Therefore, an 8-bit code word with nonuniform quantization ( $\mu$ -law or A-law) has the same quality as 13-bit linear coding. The PCM codec provides better digital code words by generating a 15-bit linear coding option.


The human voice is effective from a frequency range of 300 Hz to 3300 Hz in telephony applications. In order to eliminate unwanted signals, the PCM codec design has two types of filters that operate in both the transmit and receive path. A low-pass filter attenuates the signals over 4 kHz. A selectable high-pass filter cleans up the signals under 100 Hz. This reduces noise that may have coupled in from 50/60-Hz power cables. The high-pass filter is bypassed by selecting the corresponding register bit.

The PCM codec has many programming features that are controlled using a 2-wire standard serial I<sup>2</sup>C interface. This allows the device to interface with many digital ICs such as a DSP or a microprocessor. The device has seven registers: power control, mode control, transmit PGA, receive PGA, high DTMF, low DTMF, and auxiliary mode control. Some of the programmable features that can be controlled by I<sup>2</sup>C interface include:

- Transmit amplifier gain
- Receive amplifier gain
- Sidetone gain
- Volume control
- Earphone control
- PLL power control
- Microphone selection
- Transmit channel high-pass filter control
- Receive channel high-pass filter control
- Companding options and selection control
- PCM loopback
- DTMF control
- Pulse density modulated control


The PCM codec is also capable of generating its own internal clocks from a 2.048-MHz master clock input.





#### MicroStar Junior™ (GQE) PACKAGE (TOP VIEW) EARVSS **EARV**DD **EARV**SS EAR10P EAR10N PLLV<sub>DD</sub> PLLVSS EAR20 2 5 6 8 1 $\mathsf{AV}_\mathsf{DD}$ (NC) (NC) (NC) (NC) (NC) (NC) (NC) **MBIAS** $V_{SS}$ С (NC) (NC) (NC) (NC) (NC) (NC) **MCLK** MIC1P (NC) D (NC) (NC) (NC) (NC) (NC) (NC) RESET MIC1N -Ε (NC) (NC) (NC) (NC) (NC) (NC) (NC) MIC2P **PWRUPSEL** F (NC) (NC) (NC) (NC) (NC) (NC) (NC) MIC2N **BUZZCON** (NC) (NC) (NC) (NC) (NC) (NC) (NC) G **REXT PCMSYN** Н (NC) (NC) NC (NC) NC (NC) (NC) MUXIN **PCMCLK** $\mathsf{AV}_\mathsf{SS}$ **PCMO** PCMI MUXOUT1 SDA $DV_{DD}$ $\mathsf{DV}_\mathsf{SS}$ MUXOUT2 SCL





### detailed description

### power on/reset

The power for the various digital and analog circuits is separated to improve the noise performance of the device. An external reset must be applied to the active low RESET terminal to assure reset upon power on and to bring the device to an operational state. After the initial power-on sequence, the device can be functionally powered up and powered down by writing to the power control register through the I<sup>2</sup>C interface. The device has a pin-selectable power up in the default mode option. The hardwired pin-selectable PWRUPSEL function allows the PCM codec to power up in the default mode and to be used without a microcontroller.

#### reference

A precision band gap reference voltage is generated internally and supplies all required voltage references to operate the transmit and receive channels. The reference system also supplies bias voltage for use with an electret microphone at terminal MBIAS. An external precision resistor is required for reference current setting at terminal REXT.

#### I<sup>2</sup>C control interface

The I<sup>2</sup>C interface is a two-wire bidirectional serial interface. The I<sup>2</sup>C interface controls the PCM codec by writing data to seven control registers:

- Power control
- Mode control
- Transmit PGA and sidetone control
- Receive PGA gain and volume control
- DTMF routing
- Tone selection control
- Auxiliary control

There are two power-up modes which may be selected at the PWRUPSEL terminal: (1) The PWRUPSEL state ( $V_{DD}$  at terminal 20) causes the device to power up in the default mode when power is applied. Without an  $I^2C$  interface or controlling device, the programmable functions are fixed at the default gain levels, and functions such as the sidetone and DTMF are not accessible. (2) The PWRUPSEL state (ground at terminal 20) causes the device to go to a power-down state when power is applied. In this mode, an  $I^2C$  interface is required to power up the device.

### phase-locked loop (PLL)

The phase-lock loop generates the internal clock frequency required for digital filters and modulators by phase locking to 2.048-MHz master clock input.

## **PCM** interface

The PCM interface transmits and receives data at the PCMO and PCMI terminals respectively. The data is transmitted or received at the PCMCLK speed once every PCMSYN cycle. The PCMCLK can be tied directly to the 128-kHz or 2.048-MHz master clock (MCLK). The PCMSYN can be driven by an external source or derived from the master clock and used as an interrupt to the host controller.

#### microphone amplifiers

The microphone input is a switchable interface for two differential microphone inputs. The first stage is a low-noise differential amplifier that provides a gain of 23.5 dB. The second-stage amplifier has a selectable gain of 6 dB or 18 dB.



## detailed description (continued)

### analog modulator

The transmit channel modulator is a third-order sigma-delta design.

#### transmit filter and PGA

The transmit filter is a digital filter designed to meet CCITT G.714 requirements. The device operates either in the 15-bit linear or 8-bit companded  $\mu$ -law or in the A-law mode, which is selectable through the I<sup>2</sup>C interface. The transmit PGA defaults to 0 dB.

#### sidetone

A portion of the transmitted audio is attenuated and fed back to the receive channel through the sidetone path. The sidetone path defaults to the mute condition. The default gain of -12 dB is set in the sidetone control register. The sidetone path can be enabled by writing to the power control register.

#### receive volume control

The receive volume control block acts as an attenuator with a range of –18 dB to 0 dB in 2-dB steps for control of the receive channel volume. The receive volume control gain defaults to 0 dB.

#### receive filter and PGA

The receive filter is a digital filter that meets CCITT G.714 requirements with a high-pass filter that is selectable through the  $I^2C$  interface. The device operates either in the 15-bit linear or the 8-bit  $\mu$ -law or the A-law companded mode, which is selectable through the  $I^2C$  interface. The gain defaults to -4 dB, representing a 3-dBm level for a 32- $\Omega$  load impedance and the corresponding digital full scale PCMI code.

### digital modulator and filter

The second-order digital modulator and filter convert the received digital PCM data to the analog output required by the earphone interface.

#### earphone amplifiers

The analog signal can be routed to either of two earphone amplifiers, one with differential output (EAR1ON and EAR1OP) and one with single-ended output (EAR2O). Clicks and pops are suppressed for EAR1 differential output only.

### tone generator

The tone generator provides generation of standard DTMF tones which are output to (1) the buzzer driver, as a PDM signal, (2) the receive path DAC for outputting through the earphone, or (3) as PCMO data. The integer value is loaded into one of two 8-bit registers, the high-tone register (04), or the low-tone register (05) (see the *Register Map Addressing* section). The tone output is 2 dB higher when applied to the high tone register (04). The high DTMF tones must be applied to the high-tone register, and the low DTMF tones to the low-tone register. The tone signals can be generated with three different resolutions at  $\Delta F = 7.8125$  Hz, 15.625 Hz, and 31.250 Hz. The resolution option can be selected by setting the register (06).

### analog mux

The analog switch can be used to source an analog signal to two different loads. The output can be reselected by setting the auxiliary register (06).



# detailed description (continued)

# **DTMF** gain MUX

The DTMF gain MUX selects the signal path and applies the appropriate gain setting. Therefore the device is either in tone mode or in voice mode. When set in the voice mode, the gain is controlled by the auxiliary register and is set to 0 dB or 6 dB. When set in the tone mode, the gain is from –12 dB to 12 dB in 6-dB steps which is set by the volume control register. The gain setting is controlled by the RXPGA register. This will not create any control contention since the device is working in one mode at a time.

### **Terminal Functions**

RESET   D9   21   I   Active low reset	TER	RMINAL†			
AVDD	NAME NO. I/O DESCRIPTION		DESCRIPTION		
AVSS         J1         8         I         Analog negative power supply (use for ground connection)           BUZZCON         F9         19         O         Buzzer output, a pulse-density modulated signal to apply to external buzzer driver           DVDD         J6         13         I         Digital positive power supply           DVSS         J7         14         I         Digital negative power supply           EAR1ON         A6         27         O         Earphone 1 amplifier output (-)           EAR2O         A2         31         O         Earphone 1 amplifier output (-)           EARVDD         A5         28         I         Analog positive power supply for the earphone amplifiers           EARVSS         A3, A7         30, 26         I         Analog negative power supply for the earphone amplifiers           MEARYDD         A5         28         I         Analog negative power supply for the earphone amplifiers           MEARYDD         A5         28         I         Analog negative power supply for the earphone amplifiers           MEARYDD         A5         22         I         Master system clock input (-) the earphone amplifiers           MCLK         C9         22         I         Master system clock input (-) the earphone amplifiers	NAME	μ <b>BGA</b>	TQFP	1	
BUZZCON         F9         19         O         Buzzer output, a pulse-density modulated signal to apply to external buzzer driver           DVDD         J6         13         I         Digital positive power supply           DVSS         J7         14         I         Digital negative power supply           EAR1ON         A6         27         O         Earphone 1 amplifier output (-)           EAR1OP         A4         29         O         Earphone 1 amplifier output (+)           EAR2O         A2         31         O         Earphone 2 amplifier output (+)           EARVSS         A3, A7         30, 26         I         Analog positive power supply for the earphone amplifiers           MBIAS         B1         1         O         Microphone bias supply output, no decoupling capacitors           MCLK         C9         22         I         Master system clock input (2.048 MHz, digital)           MIC1P         C1         2         I         MIC2 input (-)           MIC2P         E1         4         I         MIC2 input (-)           MUXIN         H1         7         I         Analog MUX input           MUXOUT2         J3         10         I         Analog MUX output           MUXOUT3	$AV_{DD}$	A1	32	I	Analog positive power supply
DVDD         J6         13         I         Digital positive power supply           DVSS         J7         14         I         Digital negative power supply           EAR1ON         A6         27         O         Earphone 1 amplifier output (-)           EAR1OP         A4         29         O         Earphone 1 amplifier output (+)           EAR2O         A2         31         O         Earphone 2 amplifier output           EARVDD         A5         28         I         Analog positive power supply for the earphone amplifiers           MBIAS         B1         1         O         Microphone bias supply output, no decoupling capacitors           MCLK         C9         22         I         Master system clock input (2.048 MHz, digital)           MIC1N         D1         3         I         MIC1 input (+)           MIC2P         E1         4         I         MIC2 input (-)           MIXIN         H1         7         I         Analog MUX output           MUXOUT1         J2         9         I         Analog MUX output           MUXOUT2         J3         10         I         Analog MUX output           PCMI         J8         15         I         Receive PCM	AVSS	J1	8	I	Analog negative power supply (use for ground connection)
DVSS         J7         14         I         Digital negative power supply           EAR1ON         A6         27         O         Earphone 1 amplifier output (-)           EAR1OP         A4         29         O         Earphone 1 amplifier output (+)           EAR2O         A2         31         O         Earphone 2 amplifier output           EARVDD         A5         28         I         Analog positive power supply for the earphone amplifiers           MBIAS         B1         1         O         Microphone bias supply output, no decoupling capacitors           MCLK         C9         22         I         Master system clock input (2.048 MHz, digital)           MIC1P         C1         2         I         MiC1 input (+)           MIC2P         E1         4         IMC2 input (+)           MIC2N         F1         5         I         MiC2 input (+)           MUXIN         H1         7         I         Analog MUX output           MUXOUT2         J3         10         I         Analog MUX output           PCMI         J8         15         I         Receive PCM input           PCMSYN         G9         18         I         PCM frame sync	BUZZCON	F9	19	0	Buzzer output, a pulse-density modulated signal to apply to external buzzer driver
EAR1ON A6 27 O Earphone 1 amplifier output (-)  EAR1OP A4 29 O Earphone 1 amplifier output (+)  EAR2O A2 31 O Earphone 2 amplifier output  EARVDD A5 28 I Analog positive power supply for the earphone amplifiers  EARVSS A3, A7 30, 26 I Analog negative power supply for the earphone amplifiers  MEIAS B1 1 O Microphone bias supply output, no decoupling capacitors  MCLK C9 22 I Master system clock input (2.048 MHz, digital)  MIC1P C1 2 I MIC1 input (+)  MIC1N D1 3 I MIC2 input (-)  MIC2P E1 4 I MIC2 input (-)  MIC2P E1 4 I MIC2 input (-)  MUXIN H1 7 I Analog MUX output  MUXOUT1 J2 9 I Analog MUX output  MUXOUT2 J3 10 I Analog MUX output  MUXOUT2 J3 10 I Receive PCM input  PCMI J8 15 I Receive PCM input  PCMO J9 16 O Transmit PCM output  PCMSYN G9 18 I PCM frame sync  PCMCLK H9 17 I PCM data clock  PLLVSS A9 24 I PLL negative power supply  PWRUPSEL E9 20 I Selects the power-up default mode  REXT G1 6 I/O Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)  RESET D9 21 I Active low reset  SCL J5 12 I I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	$DV_{DD}$	J6	13	I	Digital positive power supply
EAR1OP A4 29 O Earphone 1 amplifier output (+)  EAR2O A2 31 O Earphone 2 amplifier output  EARV <sub>DD</sub> A5 28 I Analog positive power supply for the earphone amplifiers  EARV <sub>SS</sub> A3, A7 30, 26 I Analog negative power supply for the earphone amplifiers  MBIAS B1 1 O Microphone bias supply output, no decoupling capacitors  MCLK C9 22 I Master system clock input (2.048 MHz, digital)  MIC1P C1 2 I MIC1 input (+)  MIC1N D1 3 I MIC1 input (-)  MIC2P E1 4 I MIC2 input (+)  MIC2N F1 5 I MIC2 input (+)  MIXIN H1 7 I Analog MUX input  MUXOUT1 J2 9 I Analog MUX output  MUXOUT2 J3 10 I Analog MUX output  PCMI J8 15 I Receive PCM input  PCMO J9 16 O Transmit PCM output  PCMSYN G9 18 I PCM frame sync  PCMCLK H9 17 I PCM data clock  PLLV <sub>SS</sub> A9 24 I PLL negative power supply  PWRUPSEL E9 20 I Selects the power-up default mode  REXT G1 6 I/O Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)  RESET D9 21 I Active low reset  SCL J5 12 I I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to V <sub>DD</sub> (typical 10 kΩ for 100 kHz).	DVSS	J7	14	ı	Digital negative power supply
EAR2O A2 31 O Earphone 2 amplifier output  EARVDD A5 28 I Analog positive power supply for the earphone amplifiers  EARVSS A3, A7 30, 26 I Analog negative power supply for the earphone amplifiers  MBIAS B1 1 O Microphone bias supply output, no decoupling capacitors  MCLK C9 22 I Master system clock input (2.048 MHz, digital)  MIC1P C1 2 I MIC1 input (+)  MIC1N D1 3 I MIC2 input (-)  MIC2N F1 5 I MIC2 input (-)  MUXIN H1 7 I Analog MUX output  MUXOUT1 J2 9 I Analog MUX output  MUXOUT2 J3 10 I Analog MUX output  MUXOUT2 J3 10 I Analog MUX output  PCMI J8 15 I Receive PCM input  PCMO J9 16 O Transmit PCM output  PCMSYN G9 18 I PCM frame sync  PCMCLK H9 17 I PCM data clock  PLLVSS A9 24 I PLL negative power supply  PWRUPSEL E9 20 I Selects the power-up default mode  REXT G1 6 I/O Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)  RESET D9 21 I Active low reset  SCL J5 12 I I <sup>2</sup> C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.  SDA J4 11 I/O I <sup>2</sup> C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec. requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	EAR1ON	A6	27	0	Earphone 1 amplifier output (–)
EARVDD       A5       28       I       Analog positive power supply for the earphone amplifiers         EARVSS       A3, A7       30, 26       I       Analog negative power supply for the earphone amplifiers         MBIAS       B1       1       O       Microphone bias supply output, no decoupling capacitors         MCLK       C9       22       I       Master system clock input (2.048 MHz, digital)         MIC1P       C1       2       I       MIC1 input (+)         MIC1N       D1       3       I       MIC1 input (-)         MIC2P       E1       4       I       MIC2 input (-)         MIC2N       F1       5       I       MIC2 input (-)         MUXIN       H1       7       I       Analog MUX output         MUXOUT1       J2       9       I       Analog MUX output         PCMI       J8       15       I       Receive PCM input         PCMO       J9       16       O       Transmit PCM output         PCMSYN       G9       18       I       PCM frame sync         PCMCLK       H9       17       I       PCM data clock         PLLVSS       A9       24       I       PLL negative power supply	EAR10P	A4	29	0	Earphone 1 amplifier output (+)
EARVsS A3, A7 30, 26 I Analog negative power supply for the earphone amplifiers  MBIAS B1 1 O Microphone bias supply output, no decoupling capacitors  MCLK C9 22 I Master system clock input (2.048 MHz, digital)  MIC1P C1 2 II MIC1 input (+)  MIC1N D1 3 I MIC1 input (-)  MIC2P E1 4 I MIC2 input (-)  MIC2N F1 5 I MIC2 input (-)  MUXIN H1 7 I Analog MUX input  MUXOUT1 J2 9 I Analog MUX output  MUXOUT2 J3 10 I Analog MUX output  PCMI J8 15 I Receive PCM input  PCMO J9 16 O Transmit PCM output  PCMSYN G9 18 I PCM frame sync  PCMCLK H9 17 I PCM data clock  PLLVsS A9 24 I PLL negative power supply  PWRUPSEL E9 20 I Selects the power-up default mode  REXT G1 6 I/O Internal reference current setting terminal (use precision 100-κΩ resistor and no filtering capacitors)  RESET D9 21 I Active low reset  SCL J5 12 I I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	EAR2O	A2	31	0	Earphone 2 amplifier output
MBIAS       B1       1       O       Microphone bias supply output, no decoupling capacitors         MCLK       C9       22       I       Master system clock input (2.048 MHz, digital)         MIC1P       C1       2       I       MiC1 input (+)         MIC1N       D1       3       I       MIC1 input (-)         MIC2P       E1       4       I       MIC2 input (-)         MIC2N       F1       5       I       MIC2 input (-)         MUXIN       H1       7       I       Analog MUX output         MUXOUT2       J3       10       I       Analog MUX output         PCMI       J8       15       I       Receive PCM input         PCMO       J9       16       O       Transmit PCM output         PCMOYN       G9       18       I       PCM frame sync         PCMCLK       H9       17       I       PCM data clock         PLLVSS       A9       24       I       PLL negative power supply         PLVDD       A8       25       I       PLL digital power supply         PWRUPSEL       E9       20       I       Selects the power-up default mode         REXT       G1       6 <td>EARV<sub>DD</sub></td> <td>A5</td> <td>28</td> <td>I</td> <td>Analog positive power supply for the earphone amplifiers</td>	EARV <sub>DD</sub>	A5	28	I	Analog positive power supply for the earphone amplifiers
MCLK       C9       22       I       Master system clock input (2.048 MHz, digital)         MIC1P       C1       2       I       MIC1 input (+)         MIC1N       D1       3       I       MIC1 input (-)         MIC2P       E1       4       I       MIC2 input (+)         MIC2N       F1       5       I       MIC2 input (-)         MUXIN       H1       7       I       Analog MUX output         MUXOUT1       J2       9       I       Analog MUX output         PCMI       J8       15       I       Receive PCM input         PCMO       J9       16       O       Transmit PCM output         PCMSYN       G9       18       I       PCM frame sync         PCMCLK       H9       17       I       PCM data clock         PLLVSS       A9       24       I       PLL negative power supply         PLLVDD       A8       25       I       PLL digital power supply         PWRUPSEL       E9       20       I       Selects the power-up default mode         RESET       D9       21       I       Active low reset         SCL       J5       12       I       I/C-bus s	EARVSS	A3, A7	30, 26	I	Analog negative power supply for the earphone amplifiers
MIC1P C1 2 I MIC1 input (+) MIC1N D1 3 I MIC1 input (-) MIC2P E1 4 I MIC2 input (+) MIC2N F1 5 I MIC2 input (-) MUXIN H1 7 I Analog MUX input MUXOUT1 J2 9 I Analog MUX output MUXOUT2 J3 10 I Analog MUX output PCMI J8 15 I Receive PCM input PCMO J9 16 O Transmit PCM output PCMSYN G9 18 I PCM frame sync PCMCLK H9 17 I PCM data clock PLLVSS A9 24 I PLL negative power supply PLLVDD A8 25 I PLL digital power supply PWRUPSEL E9 20 I Selects the power-up default mode REXT G1 6 I/O Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors) RESET D9 21 I Active low reset SCL J5 12 I I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	MBIAS	B1	1	0	Microphone bias supply output, no decoupling capacitors
MIC1N D1 3 I MIC1 input (-) MIC2P E1 4 I MIC2 input (+) MIC2N F1 5 I MIC2 input (-) MUXIN H1 7 I Analog MUX input MUXOUT1 J2 9 I Analog MUX output MUXOUT2 J3 10 I Analog MUX output PCMI J8 15 I Receive PCM input PCMO J9 16 O Transmit PCM output PCMSYN G9 18 I PCM frame sync PCMCLK H9 17 I PCM data clock PLLVSS A9 24 I PLL negative power supply PLLVDD A8 25 I PLL digital power supply PWRUPSEL E9 20 I Selects the power-up default mode REXT G1 6 I/O Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors) RESET D9 21 I Active low reset SCL J5 12 I I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	MCLK	C9	22	I	Master system clock input (2.048 MHz, digital)
MIC2P E1 4 I MIC2 input (+)  MIC2N F1 5 I MIC2 input (-)  MUXIN H1 7 I Analog MUX input  MUXOUT1 J2 9 I Analog MUX output  MUXOUT2 J3 10 I Analog MUX output  PCMI J8 15 I Receive PCM input  PCMO J9 16 O Transmit PCM output  PCMSYN G9 18 I PCM frame sync  PCMCLK H9 17 I PCM data clock  PLLVSS A9 24 I PLL negative power supply  PLLVDD A8 25 I PLL digital power supply  PWRUPSEL E9 20 I Selects the power-up default mode  REXT G1 6 I/O Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)  RESET D9 21 I Active low reset  SCL J5 12 I I I²C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.  SDA J4 11 I/O I²C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	MIC1P	C1	2	ı	MIC1 input (+)
MIC2N F1 5 I MIC2 input (-)  MUXIN H1 7 I Analog MUX input  MUXOUT1 J2 9 I Analog MUX output  MUXOUT2 J3 10 I Analog MUX output  PCMI J8 15 I Receive PCM input  PCMO J9 16 O Transmit PCM output  PCMSYN G9 18 I PCM frame sync  PCMCLK H9 17 I PCM data clock  PLLVSS A9 24 I PLL negative power supply  PLLVDD A8 25 I PLL digital power supply  PWRUPSEL E9 20 I Selects the power-up default mode  REXT G1 6 I/O Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)  RESET D9 21 I Active low reset  SCL J5 12 I I²C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	MIC1N	D1	3	I	MIC1 input (–)
MUXIN H1 7 I Analog MUX input  MUXOUT1 J2 9 I Analog MUX output  MUXOUT2 J3 10 I Analog MUX output  PCMI J8 15 I Receive PCM input  PCMO J9 16 O Transmit PCM output  PCMSYN G9 18 I PCM frame sync  PCMCLK H9 17 I PCM data clock  PLLVSS A9 24 I PLL negative power supply  PLLVDD A8 25 I PLL digital power supply  PWRUPSEL E9 20 I Selects the power-up default mode  REXT G1 6 I/O Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)  RESET D9 21 I Active low reset  SCL J5 12 I I <sup>2</sup> C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.  SDA J4 11 I/O I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	MIC2P	E1	4	I	MIC2 input (+)
MUXOUT1 J2 9 I Analog MUX output  MUXOUT2 J3 10 I Analog MUX output  PCMI J8 15 I Receive PCM input  PCMO J9 16 O Transmit PCM output  PCMSYN G9 18 I PCM frame sync  PCMCLK H9 17 I PCM data clock  PLLVSS A9 24 I PLL negative power supply  PLLVDD A8 25 I PLL digital power supply  PWRUPSEL E9 20 I Selects the power-up default mode  REXT G1 6 I/O Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)  RESET D9 21 I Active low reset  SCL J5 12 I I²C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.  SDA J4 11 I/O I²C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	MIC2N	F1	5	I	MIC2 input (–)
MUXOUT2 J3 10 I Analog MUX output  PCMI J8 15 I Receive PCM input  PCMO J9 16 O Transmit PCM output  PCMSYN G9 18 I PCM frame sync  PCMCLK H9 17 I PCM data clock  PLLVSS A9 24 I PLL negative power supply  PLLVDD A8 25 I PLL digital power supply  PWRUPSEL E9 20 I Selects the power-up default mode  REXT G1 6 I/O Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)  RESET D9 21 I Active low reset  SCL J5 12 I I <sup>2</sup> C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.  SDA J4 11 I/O I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	MUXIN	H1	7	I	Analog MUX input
PCMO J9 16 O Transmit PCM output  PCMSYN G9 18 I PCM frame sync  PCMCLK H9 17 I PCM data clock  PLLVSS A9 24 I PLL negative power supply  PLLVDD A8 25 I PLL digital power supply  PWRUPSEL E9 20 I Selects the power-up default mode  REXT G1 6 I/O Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)  RESET D9 21 I Active low reset  SCL J5 12 I I <sup>2</sup> C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.  SDA J4 11 I/O I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	MUXOUT1	J2	9	I	Analog MUX output
PCMO       J9       16       O       Transmit PCM output         PCMSYN       G9       18       I       PCM frame sync         PCMCLK       H9       17       I       PCM data clock         PLLVSS       A9       24       I       PLL negative power supply         PLLVDD       A8       25       I       PLL digital power supply         PWRUPSEL       E9       20       I       Selects the power-up default mode         REXT       G1       6       I/O       Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)         RESET       D9       21       I       Active low reset         SCL       J5       12       I       I <sup>2</sup> C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.         SDA       J4       11       I/O       I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	MUXOUT2	J3	10	I	Analog MUX output
PCMSYN G9 18 I PCM frame sync  PCMCLK H9 17 I PCM data clock  PLLVSS A9 24 I PLL negative power supply  PLLVDD A8 25 I PLL digital power supply  PWRUPSEL E9 20 I Selects the power-up default mode  REXT G1 6 I/O Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)  RESET D9 21 I Active low reset  SCL J5 12 I I <sup>2</sup> C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.  SDA J4 11 I/O I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	PCMI	J8	15	I	Receive PCM input
PCMCLK       H9       17       I       PCM data clock         PLLVSS       A9       24       I       PLL negative power supply         PLLVDD       A8       25       I       PLL digital power supply         PWRUPSEL       E9       20       I       Selects the power-up default mode         REXT       G1       6       I/O       Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)         RESET       D9       21       I       Active low reset         SCL       J5       12       I       I <sup>2</sup> C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.         SDA       J4       11       I/O       I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	PCMO	J9	16	0	Transmit PCM output
PLLVSS       A9       24       I       PLL negative power supply         PLLVDD       A8       25       I       PLL digital power supply         PWRUPSEL       E9       20       I       Selects the power-up default mode         REXT       G1       6       I/O       Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)         RESET       D9       21       I       Active low reset         SCL       J5       12       I       I <sup>2</sup> C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.         SDA       J4       11       I/O       I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	PCMSYN	G9	18	I	PCM frame sync
PLLVDD       A8       25       I       PLL digital power supply         PWRUPSEL       E9       20       I       Selects the power-up default mode         REXT       G1       6       I/O       Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)         RESET       D9       21       I       Active low reset         SCL       J5       12       I       I <sup>2</sup> C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.         SDA       J4       I1       I/O       I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	PCMCLK	H9	17	I	PCM data clock
PWRUPSEL       E9       20       I       Selects the power-up default mode         REXT       G1       6       I/O       Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)         RESET       D9       21       I       Active low reset         SCL       J5       12       I       I <sup>2</sup> C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.         SDA       J4       11       I/O       I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to VDD (typical 10 kΩ for 100 kHz).	PLLVSS	A9	24	I	PLL negative power supply
REXT       G1       6       I/O       Internal reference current setting terminal (use precision 100-kΩ resistor and no filtering capacitors)         RESET       D9       21       I Active low reset         SCL       J5       12       I I I I I I I I I I I I I I I I I I I	PLLV <sub>DD</sub>	A8	25	I	PLL digital power supply
RESET   D9   21   I   Active low reset	PWRUPSEL	E9	20	I	Selects the power-up default mode
SCL J5 12 I I <sup>2</sup> C-bus serial clock. This input is used to synchronize the data transfer from and to the PCM codec.  SDA J4 11 I/O I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to V <sub>DD</sub> (typical 10 kΩ for 100 kHz).	REXT	G1	6	I/O	Internal reference current setting terminal (use precision 100-k $\Omega$ resistor and no filtering capacitors)
SDA  J4  11  I/O  I <sup>2</sup> C-bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to V <sub>DD</sub> (typical 10 kΩ for 100 kHz).	RESET	D9	21	I	Active low reset
control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to $V_{DD}$ (typical 10 k $\Omega$ for 100 kHz).	SCL	J5	12	I	$1^2\text{C-bus}$ serial clock. This input is used to synchronize the data transfer from and to the PCM codec.
Vss B9 23 I Ground return for bandgap internal reference (use for ground connection)	SDA	J4	11	I/O	$\rm I^2C$ -bus serial address/data input/output. This is a bidirectional terminal used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pullup resistor to $\rm V_{DD}$ (typical 10 kΩ for 100 kHz).
1 00 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	V <sub>SS</sub>	В9	23	ı	Ground return for bandgap internal reference (use for ground connection)

<sup>&</sup>lt;sup>†</sup> All MicroStar Junior BGA™ pins that are not mentioned have no internal connection.



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, AV <sub>DD</sub> , DV <sub>DD</sub> , PLLV <sub>DD</sub> , EARV <sub>DD</sub>	0.5 V to 3.6 V
Output voltage range, VO	–0.5 V to 3.6 V
Input voltage range, V <sub>I</sub>	0.5 V to 3.6 V
Continuous total power dissipation	. See Dissipation Rating Table
Operating free air temperature range (industrial temperature)	–40°C to 85°C
Storage temperature range, testing	65°C to 150°C
Lead temperature 1,6 mm from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING	COMMENTS
TQFP	702 mW	7.2 mW/°C	270 mW	Low dissipation printed circuit board (PCB)
MicroStar Junior BGA	660 mW	164 mW/°C	220 mW	Low dissipation PCB
MicroStar Junior BGA	2.75 W	36 mW/°C	917 mW	High dissipation PCB

# recommended operating conditions (see Notes 1 and 2)

	MIN	NOM	MAX	UNIT
Supply voltage, AV <sub>DD</sub> , DV <sub>DD</sub> , PLLV <sub>DD</sub> , EARV <sub>DD</sub>	2.7		3.3	V
High-level input voltage, V <sub>IH</sub>	$0.7 \times V_{DD}$			V
Low-level input voltage, V <sub>IL</sub>			$0.3 \text{xV}_{DD}$	V
Load impedance between EAR1OP and EAR1ON-RL		8 to 32		Ω
Load impedance for EAR2OP-RL		32		Ω
Operating free-air temperature, TA	-40		85	°C

NOTES: 1. To avoid possible damage and resulting reliability problems to these CMOS devices, follow the *power-on initialization* paragraph, described in the *Principles of Operation*.

# electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted)

### supply current

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Operating, EAR1 selected, MicBias disabled		4.5	6	mA
	Operating, EAR2 selected, MicBias disabled		4.5	6	mA	
I <sub>DD</sub>	Supply current from V <sub>DD</sub>	Power down room temperature, V <sub>DD</sub> = 3 V, Reg 6 bit 7 = 1, MClk not present (see Note 3)		2	10	μΑ
not pre	Power down room temperature, V <sub>DD</sub> = 3 V, , Reg 6 bit 7 = 0, MClk not present (see Note 3)		10	30	μΑ	
ton(i)	Power-up time from power down			5	10	ms

NOTE 3: VIHMIN = VDD, VILMAX = VSS.



<sup>2.</sup> Voltages are with respect to AVSS, DVSS, PLLVSS, and EARVSS.

### SLAS359 - DECEMBER 2001

electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (continued)

# digital interface

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage PCMO (BUZZCON)	$I_{OH} = -3.2 \text{ mA},$	V <sub>DD</sub> = 3 V	DV <sub>DD</sub> -0.25			V
$V_{OL}$	Low-level output voltage PCMO	$I_{OL} = 3.2 \text{ mA},$	V <sub>DD</sub> = 3 V			0.25	V
lΗ	High-level input current, any digital input	$V_I = V_{DD}$				10	μΑ
Ι <sub>Ι</sub> L	Low-level input current, any digital input	$V_I = V_{SS}$				10	μΑ
Ci	Input capacitance					10	pF
Co	Output capacitance					20	pF
RL	Load impedance (BUZZCON)					5	kΩ

# microphone interface

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage at MIC1N, MIC2N	See Note 4	-5		5	mV
I <sub>IB</sub>	Input bias current at MIC1N, MIC2N		-300		300	nA
Ci	Input capacitance at MIC1N, MIC2N			5		pF
V <sub>n</sub>	Microphone input referred noise, psophometrically weighted, (C-message weighted is similar)	MIC amp 1 gain = 23.5 dB MIC amp 2 gain = 0 dB		3	4.7	μV <sub>rms</sub>
I <sub>O</sub> max	Output source current—MBIAS		1		1.2	mA
V <sub>(mbias)</sub>	Microphone bias supply voltage (see Note 5)		2.3	2.5	2.65	V
	MICMUTE		-80			dB
	Input impedance	Fully differential	35	60	100	kΩ

NOTES: 4. Measured while MIC1P and MIC1N are connected together. Less than 0.5-mV offset results in 0 value code on PCMOUT.

5. Not a JEDEC symbol.



### speaker interface

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{DD}$ = 2.7 V, fully differential, 8- $\Omega$ load, 3-dBm0 output, volume control = -3 dB, RXPGA = -4 dB level		161	161 200 128 160 81 100 10 12.5 ±5 ±30 141 178 90 112 50 63	
E	Earphone AMP1 output power (see Note 6)	$V_{DD}$ = 2.7 V, fully differential, 16-Ω load, 3-dBm0 output, volume control = -3 dB, RXPGA = -2 dB level		128	160	mW
		$V_{DD}$ = 2.7 V, fully differential, 32- $\Omega$ load, 3-dBm0 output, volume control = -3 dB, RXPGA = -1 dB level		81	100	
	Earphone AMP2 output power (see Note 6)	$V_{DD}$ = 2.7 V, single-ended, 32-Ω load, 3-dBm0 output		10	12.5	mW
Voo	Output offset voltage at EAR1	Fully differential		±5	±30	mV
		3-dBm0 input, 8-Ω load		128 160  81 100  10 12.5  ±5 ±30  141 178  90 112  50 63		
V <sub>OO</sub>	Maximum output current for EAR1 (rms)	3-dBm0 input, 16-Ω load		90	112	4
		3-dBm0 input, 32-Ω load		50	63	mA
	Maximum output current for EAR2 (rms)	3-dBm0 input		17.7	22.1	
	EARMUTE		-80			dB

NOTE 6: Maximum power is with a load impedance of -25%.

# transmit gain and dynamic range, companded mode ( $\mu$ -law or A-law) or linear mode selected, transmit slope filter bypassed (see Notes 7 and 8)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Transmit reference-signal level (0 dB)	Differential			87.5	$mV_{pp}$	
ransmit reference-signal level (0 dB) verload-signal level (3 dBm0)	Differential, normal mode			124		
Overload-signal level (3 dBmu)	Differential, extended mode			31.5	$mV_{pp}$	
Absolute gain error	0-dBm0 input signal, V <sub>DD</sub> ±10%	-1		1	dB	
•	MIC1N, MIC1P to PCMO at 3 dBm0 to -30 dBm0	-0.5		0.5		
·	MIC1N, MIC1P to PCMO at -31 dBm0 to -45 dBm0	-1		1	dB	
To ability into its, who it to to owlo	MIC1N, MIC1P to PCMO at -46 dBm0 to -55 dBm0	-1.2		1.2		

- NOTES: 7. Unless otherwise noted, the analog input is 0 dB, 1020-Hz sine wave, where 0 dB is defined as the zero-reference point of the channel under test.
  - 8. The reference signal level, which is input to the transmit channel, is defined as a value 3 dB below the full-scale value of 88-mV<sub>rms</sub>.

# transmit gain and dynamic range, companded mode ( $\mu$ -law or A-law) or linear mode selected, transmit slope filter enabled (see Notes 7 and 8)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmit reference-signal level (0 dB)	Differential			87.5	mV <sub>pp</sub>
verload-signal level (0 dB) verload-signal level (3 dBm0) verload-signal level (3 dBm0) verload-signal level (3 dBm0)	Differential, normal mode			124	
Overload-signal level (3 dBm0)	Differential, extended mode			31.5	$mV_{pp}$
Absolute gain error	0-dBm0 input signal, V <sub>DD</sub> ±10%	-1		1	dB
Overload-signal level (3 dBm0)	MIC1N, MIC1P to PCMO at 3 dBm0 to -30 dBm0			0.5	
	MIC1N, MIC1P to PCMO at -31 dBm0 to -45 dBm0	-1		1	dB
TO GENIO WILCHTY, WILCHT TO FOW O	MIC1N, MIC1P to PCMO at -46 dBm0 to -55 dBm0	-1.2		1.2	

- NOTES: 7. Unless otherwise noted, the analog input is 0 dB, 1020-Hz sine wave, where 0 dB is defined as the zero-reference point of the channel under test.
  - $8 \quad \text{The reference signal level, which is input to the transmit channel, is defined as a value 3 dB below the full-scale value of 88-mV \\ \text{rms-}$



transmit filter transfer, companded mode ( $\mu$ -law or A-law) or linear mode selected, transmit slope filter bypassed (MCLK = 2.048 MHz)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	fMIC1 or fMIC2 <100 Hz	-0.5		0.5	
	fMIC1 or fMIC2 = 200 Hz	-0.5		0.5	
Gain relative to input signal gain at 1020 Hz, internal high-pass filter disabled	fMIC1 or fMIC2 = 300 Hz to 3 kHz	-0.5		0.5	
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 3.4 kHz	-1.5		0	dB
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 4 kHz			-14	
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 4.6 kHz			-35	
	fMIC1 or fMIC2 = 8 kHz			-47	
Gain relative to input signal gain at 1020 Hz, internal high-pass	fMIC1 or fMIC2 < 100 Hz			-15	10
filter enabled	fMIC1 or fMIC2 = 200 Hz			-5	dB

transmit filter transfer, companded mode ( $\mu$ -law or A-law) or linear mode selected, transmit slope filter selected, transmit high-pass filter enabled (MCLK = 2.048 MHz) (see Note 9)

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	f <sub>MIC1</sub> or f <sub>MIC2</sub> =100 Hz		-27	dB
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 200 Hz		-8	dB
	fMIC1 or fMIC2 = 250 Hz		-4	dB
	fMIC1 or fMIC2 = 300 Hz	-1.8		dB
	fMIC1 or fMIC2 = 400 Hz	-1.5		dB
	fMIC1 or fMIC2 = 500 Hz	-1.3		dB
	fMIC1 or fMIC2 = 600 Hz	-1.1		dB
in relative to input signal gain at 1.02 kHz, with slope filter	$f_{MIC1}$ or $f_{MIC2} = 700 Hz$	-0.8		dB
	fMIC1 or f MIC2 = 100 Hz	dB		
		dB		
Gain relative to input signal gain at 1.02 kHz, with slope filter	fMIC1 or fMIC2 = 1000 Hz	0		dB
selected	fMIC1 or fMIC2 = 1500 Hz	1.8		dB
	fMIC1 or fMIC2 = 2000 Hz	4.0		dB
	fMIC1 or fMIC2 = 2500 Hz	6.5		dB
	$f_{MIC1}$ or $f_{MIC2} = 3000 Hz$	7.6		dB
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 3100 Hz	7.7		dB
	fMIC1 or fMIC2 = 3300 Hz	8		dB
	fMIC1 or fMIC2 = 3500 Hz	6.48		dB
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 4000 Hz		-13	dB
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 4500 Hz		-35	dB
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 5000 Hz		-45	dB
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 8000 Hz		-50	dB

NOTE 9: The pass-band tolerance is  $\pm 0.25$  dB from 300 Hz to 3500 Hz.



## transmit idle channel noise and distortion, companded mode (µ-law or A-law) selected, slope filter bypassed

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmit idle channel noise, psophometrically weighted	TXPGA gain= 0 dB, MIC Amp 1 gain = 23.5 dB, MIC Amp 2 gain = 6 dB		-83.5	-78	dBm0p
Transmit signal-to-distortion ratio with	MIC1N, MIC1P to PCMO at 3 dBm0	27			
	MIC1N, MIC1P to PCMO at 0 dBm0	30			
	MIC1N, MIC1P to PCMO at -5 dBm0	33			
	MIC1N, MIC1P to PCMO at -10 dBm0	36			dD 0
1020-Hz sine-wave input	MIC1N, MIC1P to PCMO at -20 dBm0	35			dBm0
	MIC1N, MIC1P to PCMO at – 30 dBm0	26			
	MIC1N, MIC1P to PCMO at – 40 dBm0	24			
	MIC1N, MIC1P to PCMO at – 45 dBm0	19			
Intermodulation distortion, 2-tone CCITT method,	CCITT G.712 (7.1), R2	49			10
composite power level, -13 dBm0	CCITT G.712 (7.2), R2	51			dB

# transmit idle channel noise and distortion, companded mode ( $\mu$ -law or A-law) selected, slope filter enabled

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmit idle channel noise, psophometrically weighted	TXPGA gain= 0 dB, MIC Amp 1 gain = 23.5 dB, MIC Amp 2 gain = 6 dB		-83.5	-78	dBm0 <sub>p</sub>
Transmit signal-to-total distortion ratio with 1020-Hz	MIC1N, MIC1P to PCMO at 3 dBm0	27			
	MIC1N, MIC1P to PCMO at 0 dBm0	30			
	MIC1N, MIC1P to PCMO at -5 dBm0	33			
	MIC1N, MIC1P to PCMO at -10 dBm0	36			dD O
sine-wave input	MIC1N, MIC1P to PCMO at -20 dBm0	35			dBm0
	MIC1N, MIC1P to PCMO at -30 dBm0	26			
	MIC1N, MIC1P to PCMO at -40 dBm0	24			
	MIC1N, MIC1P to PCMO at -45 dBm0	19			
Intermodulation distortion, 2-tone CCITT method,	CCITT G.712 (7.1), R2	49			.ID
composite power level, -13 dBm0	CCITT G.712 (7.2), R2	51			dB

## transmit idle channel noise and distortion, linear mode selected, slope filter bypassed

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmit idle channel noise	TXPGA gain = 0 dB, MIC Amp 1 gain = 23.5 dB, MIC Amp 2 gain = 6 dB		-83.5	-78	dBm0 <sub>p</sub>
	MIC1N, MIC1P to PCMO at 3 dBm0	50	50		
	MIC1N, MIC1P to PCMO at 0 dBm0	50	65		
	MIC1N, MIC1P to PCMO at -5 dBm0	52	61		
Transmit signal-to-total distortion ratio with 1020-Hz	MIC1N, MIC1P to PCMO at -10 dBm0	56	65		
sine-wave input	MIC1N, MIC1P to PCMO at -20 dBm0	50	59		dB
	MIC1N, MIC1P to PCMO at -30 dBm0	51	63		
	MIC1N, MIC1P to PCMO at -40 dBm0	43	55		
	MIC1N, MIC1P to PCMO at -45 dBm0	38	52		

# transmit idle channel noise and distortion, linear mode selected, slope filter enabled

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmit idle channel noise	TXPGA gain = 0 dB, MIC Amp 1 gain = 23.5 dB, MIC Amp 2 gain = 6 dB		-83.5	-78	dBm0p
	MIC1N, MIC1P to PCMO at 3 dBm0	40	50		
	MIC1N, MIC1P to PCMO at 0 dBm0	50	65		
	MIC1N, MIC1P to PCMO at -5 dBm0	50	68		
Transmit signal-to-total distortion ratio with	MIC1N, MIC1P to PCMO at -10 dBm0	64	70		٩D
1020-Hz sine-wave input	MIC1N, MIC1P to PCMO at -20 dBm0	58	65		dB
	MIC1N, MIC1P to PCMO at -30 dBm0	50	60		
_	MIC1N, MIC1P to PCMO at -40 dBm0	38	50		
	MIC1N, MIC1P to PCMO at -45 dBm0	30	45		

# receive gain and dynamic range, EAR1 selected, linear or companded ( $\mu$ -law or A-law) mode selected (see Note 10)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	8- $\Omega$ load RXPGA = -4 dB		3.2		
Overload signal level (3 dB)	16-Ω load RXPGA = −4 dB		4.05		$V_{pp}$
	32-Ω load RXPGA = $-4$ dB		4.54		• • •
Absolute gain error	0 dBm0 input signal, V <sub>DD</sub> ±10%	-1		1	dB
	PCMIN to EAR1ON, EAR1OP at 3 dBm0 to -40 dBm0	-0.5		0.5	
Gain error with output level relative to gain at –10 dBm0	PCMIN to EAR1ON, EAR1OP at -41 dBm0 to -50 dBm0	-1		1	dB
at 10 dBillo	PCMIN to EAR1ON, EAR1OP at -51 dBm0 to -55 dBm0	-1.2		1.2	

NOTE 10: RXPGA = -4 dB for 32  $\Omega$ , 16  $\Omega$ , or 8  $\Omega$ , RXVOL = 0 dB, 1020-Hz input signal at PCMI, output measured differentially between EAR1ON and EAR1OP

# receive gain and dynamic range, EAR2 selected, linear or companded ( $\mu$ -law or A-law) mode selected (see Note 11)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receive reference signal level (0 dB)	0 dBm0 PCM input signal		1.36		$V_{pp}$
Overload-signal level (3 dB)			1.925		V <sub>pp</sub>
Absolute gain error	0 dBm0 input signal, V <sub>DD</sub> ±10%	-1		1	dB
	PCMIN to EAR2O at 3 dBm0 to -40 dBm0	-0.5		0.5	
Gain error with output level relative to gain at –10 dBm0	PCMIN to EAR2O at -41 dBm0 to -50 dBm0	-1		1	dB
at 10 dBillo	PCMIN to EAR2O at -51 dBm0 to -55 dBm0	-1.2		1.2	

NOTE 11: RXPGA = -1 dB, RXVOL = 0 dB



# receive filter transfer, companded mode ( $\mu$ -law or A-law) or linear mode selected (MCLK = 2.048 MHz) (see Note 11)

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
	fEAR1 or fEAR2 < 100 Hz	-0.5	0.5	
	fEAR1 or fEAR2 = 200 Hz	-0.5	0.5	
	$f_{EAR1}$ or $f_{EAR2} = 300$ Hz to 3 kHz	-0.5	0.5	
Gain relative to input signal gain at 1020 Hz, internal high-pass filter disabled	fEAR1 or fEAR2 = 3.4 kHz	-1.5	0	dB
Thigh pass like disabled	fEAR1 or fEAR2 = 4 kHz		-14	
	fEAR1 or fEAR2 = 4.6 kHz		-35	
	fEAR1 or fEAR2 = 8 kHz		-47	
Gain relative to input signal gain at 1020 Hz, internal	fEAR1 or fEAR2 < 100 Hz		-15	40
, , , ,	fEAR1 or fEAR2 = 200 Hz		-5	dB

NOTE 11. RXPGA = -1 dB, RXVOL = 0 dB

# receive idle channel noise and distortion, EAR1 selected, companded mode ( $\mu$ -law or A-law) selected (see Note 10)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receive noise, psophometrically weighted	PCMIN = 11010101 (A-law)		-89	-86	dBm0p
Receive noise, C-message weighted	PCMIN = 11111111 (μ-law)		36	50	$\mu V_{rms}$
	PCMIN to EAR1ON, EAR1OP at 3 dBm0	21			
	PCMIN to EAR1ON, EAR1OP at 0 dBm0	25			
	PCMIN to EAR1ON, EAR1OP at -5 dBm0	36			
Receive signal-to-distortion ratio with 1020-Hz	PCMIN to EAR1ON, EAR1OP at -10 dBm0	43			.ID
sinewave input	PCMIN to EAR1ON, EAR1OP at -20 dBm0	40			dB
	PCMIN to EAR1ON, EAR1OP at -30 dBm0	38			
	PCMIN to EAR1ON, EAR1OP at -40 dBm0	28			
	PCMIN to EAR1ON, EAR1OP at -45 dBm0	23			

NOTE 10: RXPGA = -4 dB for 32  $\Omega$ , RXVOL = 0 dB, 1020-Hz input signal at PCMI, output measured differentially between EAR1ON and EAR1OP.

### receive idle channel noise and distortion, EAR1 selected, linear mode selected (see Note 10)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receive noise, (20-Hz to 20-kHz brickwall window)	PCMIN = 000000000000000		-88	-83	dBm0
	PCMIN to EAR1ON, EAR1OP at 3 dBm0	53	61		
	PCMIN to EAR1ON, EAR1OP at 0 dBm0	63	75		
	PCMIN to EAR1ON, EAR1OP at -5 dBm0	60	72		
	PCMIN to EAR1ON, EAR1OP at -10 dBm0	56	67		40
sine-wave input	PCMIN to EAR1ON, EAR1OP at -20 dBm0	50	63		dB
	PCMIN to EAR1ON, EAR1OP at -30 dBm0	45	50		
	PCMIN to EAR1ON, EAR1OP at -40 dBm0	40	51		
	PCMIN to EAR1ON, EAR1OP at -45 dBm0	38	49		
Intermodulation distortion, 2-tone CCITT method,	CCITT G.712 (7.1), R2	50			J.D.
composite power level, -13 dBm0	CCITT G.712 (7.2), R2	54			dB

 $NOTE~10:~RXPGA = -4~dB~for~32~\Omega,~RXVOL = 0~dB,~1020-Hz~input~signal~at~PCMI, output~measured~differentially~between~EAR1ON~and~EAR1OP.$ 



SLAS359 - DECEMBER 2001

electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (continued)

# receive idle channel noise and distortion EAR2 selected, companded mode ( $\mu$ -law or A-law) selected (see Note 11)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receive noise, psophometrically weighted	PCMIN = 11010101 (A-law)		-82	-78	dBmop
Receive noise, C-message weighted	PCMIN = 11111111 (μ-law)		36	50	μV <sub>rms</sub>
	PCMIN to EAR2O at 3 dBm0	21			
	PCMIN to EAR2O at 0 dBm0	25			
	PCMIN to EAR2O at -5 dBm0	36			
	PCMIN to EAR2O at -10 dBm0	43			
Receive signal-to-distortion ratio with 1020-Hz sinewave input	PCMIN to EAR2O at -20 dBm0	40			dB
	PCMIN to EAR2O at -30 dBm0	38			
	PCMIN to EAR2O at -40 dBm0	28			
	PCMIN to EAR2O at -45 dBm0	23			

NOTE 11. RXPGA = -1 dB, RXVOL = 0 dB

# receive idle channel noise and distortion, EAR2 selected, linear mode selected (see Note 11)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receive noise, (20-Hz to 20-kHz brickwall window)	PCMIN = 000000000000000		-83	-86	dBm0
Receive signal-to-noise + distortion ratio with 1020-Hz sinewave	PCMIN to EAR2O at 3 dBm0	53	60		
	PCMIN to EAR2O at 0 dBm0	60	65		
	PCMIN to EAR2O at -5 dBm0	58	62		
	PCMIN to EAR2O at -10 dBm0	55	60		-10
input	PCMIN to EAR2O at -20 dBm0	53	60		dB
	PCMIN to EAR2O at -30 dBm0	51	58		
	PCMIN to EAR2O at -40 dBm0	50	57		
	PCMIN to EAR2O at -45 dBm0	48	52		
Internal delice distantian Organ COUTT with a l	CCITT G.712 (7.1), R2	50			-ID
Intermodulation distortion, 2-tone CCITT method	CCITT G.712 (7.2), R2	54			dB

NOTE 11: RXPGA = -1 dB, RXVOL = 0 dB

### power supply rejection and crosstalk attenuation

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply voltage rejection, transmit channel	MIC1N, MIC1P =0 V, VDD = 3 V <sub>dc</sub> + 100 mV <sub>peak</sub> to peak, f = 0 to 50 kHz		- 86	-70	dB
Supply voltage rejection, receive channel, EAR1 selected (differential)	PCM code = positive zero, VDD = 3 V <sub>dc</sub> + 100 mV <sub>peak</sub> to peak, f = 0 to 50 kHz		- 98	-70	dB
Crosstalk attenuation, transmit-to-receive (differential)	MIC1N, MIC1P = 0 dB, f = 300 to 3400 Hz measured differentially between EAR10N and EAR10P	70			dB
Crosstalk attenuation, receive-to-transmit	PCMIN = 0 dBm0, f = 300 to 3400 Hz measured at PCMO, EAR1 amplifier	70			dB



# timing requirements

## clock (2.048-MHz CLK)

	PARAMETER	MIN	NOM	MAX	UNIT
t <sub>t</sub>	Transition time, MCLK			10	ns
f(mclk)	MCLK frequency		2.048		MHz
	MCLK jitter			37%	
	Number of PCMCLK clock cycles per PCMSYN frame	256		256	cycles
t <sub>c</sub> (PCMCLK)	PCMCLK clock period	156	488	512	ns
	Duty cycle, PCMCLK	45%	50%	68%	

# transmit (2.048-MHz CLK) (see Figure 1)

	PARAMETER	MIN	MAX	UNIT
tsu(PCMSYN)	Setup time, PCMSYN high before falling edge of PCMCLK	20	t <sub>c(PCMCLK)-20</sub>	20
th(PCMSYN)	Hold time, PCMSYN high after falling edge of PCMCLK	20	t <sub>c(PCMCLK)</sub> -20	ns

# receive (2.048-MHz CLK) (see Figure 2)

	PARAMETER	MIN	MAX	UNIT
t <sub>su(PCSYN)</sub>	Setup time, PCMSYN high before falling edge of PCMCLK	20	t <sub>c</sub> (PCMCLK)-20	ns
th(PCSYN)	Hold time, PCMSYN high after falling edge of PCMCLK	20	t <sub>c</sub> (PCMCLK)-20	ns
tsu(PCMI)	Setup time, PCMI high or low before falling edge of PCMCLK	20		ns
th(PCMI)	Hold time, PCMI high or low after falling edge of PCMCLK	20		ns

# clock (128-kHz CLK)

	PARAMETER	MIN	NOM	MAX	UNIT
t <sub>t</sub>	Transition time, MCLK			10	ns
f(mclk)	MCLK frequency		128		kHz
	MCLK jitter			5%	
	Number of PCMCLK clock cycles per PCMSYN frame	16		16	
tc(PCMCLK)	PCMCLK clock period	742.19	781.25	820.31	ns
	Duty cycle, PCMCLK	40%	50%	60%	
tc(PCMSYN)	PCMSYN clock period		125		μs
	Duty cycle, PCMCLK	49.5%	50%	50.5%	

# transmit (128-kHz CLK) (see Figure 5)

	PARAMETER	MIN	MAX	UNIT
tsu(PCMSYN)	Setup time, PCMSYN high before PCMCLK↑	20	tc(PCMCLK)/4	20
th(PCMSYN)	Hold time, PCMSYN high after PCMCLK↓	20	tc(PCMCLK)/4	ns
t <sub>V</sub> (PCMO)	Data valid time after the rising edge of PCMSYNC	50		ns

# receive (128-kHz CLK) (see Figure 4)

	PARAMETER	MIN	MAX	UNIT
t <sub>su</sub> (PCSYN)	Setup time, PCMSYN high before rising edge of PCMCLK	20	tc(PCMCLK)/4	ns
th(PCSYN)	Hold time, PCMSYN high after falling edge of PCMCLK	20	tc(PCMCLK)/4	ns
t <sub>su(PCMI)</sub>	Setup time, PCMI high or low before falling edge of PCMCLK	20		ns
th(PCMI)	Hold time, PCMI high or low after falling edge of PCMCLK	20		ns



# timing requirements (continued)

# I<sup>2</sup>C bus timing requirements (see Figure 3)

	PARAMETER	MIN	MAX	UNIT
SCL	Clock frequency		400	kHz
tw(SCLH)	Pulse duration, SCL high	600		ns
tw(SCLL)	Pulse duration, SCL low	1300		ns
th(STA)	Hold time, SCL high after SDA↓ (repeated START condition) <sup>†</sup>	600		ns
t <sub>su(STA)</sub>	Setup time, for SCL high before SDA	600		ns
th(DAT)	Hold time, SDA valid after SCL low	0		ns
t <sub>su(DAT)</sub>	Setup time, SDA valid before SCL↑	100		ns
t <sub>su(STO)</sub>	Setup time, STOP condition	600		ns
tw(SDAT)	Pulse duration, SDA high (bus free time)	1300		ns
t <sub>r</sub>	Rise time (SDA and SCL)		300	ns
tf	Fall time (SDA and SCL)		300	ns

<sup>†</sup> After this period, the first block pulse is generated.

# switching characteristics over recommended ranges of supply voltages and operating free-air temperature

# propagation delay times, $C_{L(max)} = 10 pF$ (see Figure 1)

	PARAMETER					
t <sub>pd1</sub>	PCMCLK bit 1 high to PCMO bit 1 valid		35	ns		
t <sub>pd2</sub>	PCMCLK high to PCMO valid, bits 2 to n		35	ns		
t <sub>pd3</sub>	PCMCLK bit n low to PCMO bit n Hi-Z	30		ns		

### **DTMF** generator


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DTMF high to low tone relative amplitude (preemphasis)		1.5	2	2.5	dB
Tone frequency accuracy (for DTMF)	Resolution of 7.8125 Hz	-1.5%		1.5%	
Harmonic distortion	Measured from lower tone group to highest parasitic			-20	dB

# **MICBIAS**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Load impedance (bias mode)			5		kΩ




## PARAMETER MEASUREMENT INFORMATION



NOTES: A. This window is allowed for PCMSYN high.

- B. This window is allowed for PCMSYN low (th(PCMSYN) max determined by data collision considerations).
- C. Transitions are measured at 50%.
- D. Bit 1 = MSB, Bit N = LSB

Figure 1. Transmit Timing Diagram (2.048 MHz)



NOTES: A. This window is allowed for PCMSYN high.

- B. This window is allowed for PCMSYN low.
- C. Transitions are measured at 50%.
- D. Bit 1 = MSB, Bit N = LSB

Figure 2. Receive Timing Diagram (2.048 MHz)




Figure 3. I<sup>2</sup>C-Bus Timing Diagram



## PARAMETER MEASUREMENT INFORMATION




Figure 4. Receive Timing Diagram, 128 kHz




Figure 5. Transmit Timing Diagram, 128 kHz




Figure 6. PCMSYNC Timing, 128 kHz

### PARAMETER MEASUREMENT INFORMATION




Figure 7. I<sup>2</sup>C-Bus Write to Voice Codec




Figure 8. I<sup>2</sup>C Read From Voice Codec: Protocol A




Figure 9. I<sup>2</sup>C Read From Voice Codec: Protocol B

### **TYPICAL CHARACTERISTICS**




Figure 10. Transmit Gain Response With Respect to Gain of 1-kHz Tone



## **TYPICAL CHARACTERISTICS**

# **RELATIVE GAIN RESPONSE FREQUENCY** 5 0 -5 Relative Gain - dB -10 -15 -20 -25 -30 -35 10 100 10k 1k f – Frequency – Hz

Figure 11. Receive Gain Response With Respect to Gain of 1-kHz Tone With High-Pass Filter Selected and High-Pass Filter Disabled



### power-on initialization

An external reset with a minimum pulse width of 500 ns must be applied to the active low RESET terminal to assure reset upon power on. All registers are set with default values upon external reset initialization.

The desired selection for all programmable functions can be initialized prior to a power-up command using the control interface.

Table 1. Power-Up and Power-Down Procedures (V<sub>DD</sub> = 2.7 V, earphone amplifier unloaded)

DEVICE STATUS	PROCEDURE	MAXIMUM POWER CONSUMPTION
	Set bit 1 = 1 in power control register, EAR1 enabled	16.2 mW
Power up	Set bit 1 = 0 in power control register, EAR2 enabled	14.6 mW
Danier danie	Set bit 7 = 1 in TXPGA control register and bit 0 = 0	1.35 μW
Power down	Set bit 7 = 0 in TXPGA control register and bit 0 = 0	67.5 μW

In addition to resetting the power down bit in the power control register, loss of MCLK (no transition detected) automatically enters the device into a power-down state with PCMO in the high impedance state. If during a pulse code modulation (PCM) data transmit cycle an asynchronous power down occurs, the PCM interface remains powered up until the PCM data is completely transferred.

An additional power-down mode overrides the MCLK detection function. This allows the device to enter the power down state without regard to MCLK. Setting bit 7 of the TXPGA sidetone register to logic high enables this function.

### internal reference current setting terminal

Use a 100-k $\Omega$  precision resistor to connect the REXT pin to GND.

### conversion laws

The device can be programmed for either a 15-bit linear or and 8-bit ( $\mu$ -law or A-law) companding mode. The companding operation approximates the CCITT G.711 recommendation. The linear mode operation uses a 15-bit twos-complement format.

### transmit operation

#### microphone input

The microphone input stage is a low-noise differential amplifier that provides a preamplifier gain of 23.5 dB. It is recommended that a microphone capacitively connected to the MIC1N and MIC1P inputs, while the MIC2N and MIC2P inputs can be used to capacitively connect a second microphone or an auxiliary audio circuit.



# transmit operation (continued)




Figure 12. Typical Microphone Interface

## microphone mute function

Transmit channel muting provides 80-dB attenuation of the input microphone signal. The MICMUTE function can be selected by setting bit 6 of the power control register through the I<sup>2</sup>C interface.

### transmit channel gain control

The values in the transmit PGA control registers control the gain in the transmit path. The total TX channel gain can vary from 41.5 dB to 19.5 dB. The default total TX channel gain is 23.5 dB.

	BIT N	IAME		MIC AMP1	MIC AMP2	TX PGA	GAIN MODE	TOTAL TX GAIN			
TP3	TP2	TP1	TP0	GAIN	GAIN	GAIN		MIN	TYP	MAX	UNIT
0	0	0	0	23.5	18	0	Extended	41.3	41.5	41.7	dB
0	0	0	1	23.5	18	-2	Extended	39.3	39.5	39.7	dB
0	0	1	0	23.5	18	-4	Extended	37.3	37.5	37.7	dB
0	0	1	1	23.5	18	-6	Extended	35.3	35.5	35.7	dB
0	1	0	0	23.5	18	-8	Extended	33.3	33.5	33.7	dB
0	1	0	1	23.5	18	-10	Extended	31.3	31.5	31.7	dB
1	0	0	0	23.5	6	0	Normal	29.3	29.5	29.7	dB
1	0	0	1	23.5	6	-2	Normal	27.3	27.5	27.7	dB
1	0	1	0	23.5	6	-4	Normal	25.3	25.5	25.7	dB
1	0	1	1	23.5	6	-6	Normal	23.3	23.5	23.7	dB
1	1	0	0	23.5	6	-8	Normal	21.3	21.5	21.7	dB
1	1	0	1	23.5	6	-10	Normal	19.3	19.5	19.7	dB

**Table 2. Transmit Gain Control** 

### receive operation

## receive channel gain control

The values in the receive PGA control registers control the gain in the receive path. PGA gain is set from –6 dB to 6 dB in 1-dB steps through the I<sup>2</sup>C interface. The default receive channel gain is –4 dB.

**Table 3. Receive PGA Gain Control** 

	BIT N	AME		REL	ATIVE GAIN	N, VOICE M	ODE	
RP3	RP2	RP1	RP0	MIN	TYP	MAX	UNIT	DTMF GAIN, TONE NODE
0	0	0	0	5.8	6	6.2	dB	12
0	0	0	1	4.8	5	5.2	dB	12
0	0	1	0	3.8	4	4.2	dB	12
0	0	1	1	2.8	3	3.2	dB	6
0	1	0	0	1.8	2	2.2	dB	6
0	1	0	1	0.8	1	1.2	dB	6
0	1	1	0	-0.2	0	0.2	dB	0
0	1	1	1	-1.2	-1	-0.8	dB	0
1	0	0	0	-2.2	-2	-1.8	dB	0
1	0	0	1	-3.2	-3	-2.8	dB	-6
1	0	1	0	-4.2	-4	-3.8	dB	-6
1	0	1	1	-5.2	-5	-4.8	dB	-6
1	1	0	0	-6.2	-6	-5.8	dB	-12
1	1	0	1		Х		dB	-12
1	1	1	0		Χ	•	dB	-12

## sidetone gain control

The values in the sidetone PGA control registers control the sidetone gain. Sidetone gain is set from -12 dB to -24 dB in 2-dB steps through the I<sup>2</sup>C interface. Sidetone can be muted by setting bit 7 of the power control register. The default sidetone gain is -12 dB.

**Table 4. Sidetone Gain Control** 

	BIT NAME		RELATIVE GAIN					
ST2	ST1	ST0	MIN	TYP	MAX	UNIT		
0	0	0	-12.2	-12	-11.8	dB		
0	0	1	-14.2	-14	-13.8	dB		
0	1	0	-16.2	-16	-15.8	dB		
0	1	1	-18.2	-18	-17.8	dB		
1	0	0	-20.2	-20	-19.8	dB		
1	0	1	-22.2	-22	-21.8	dB		
1	1	0	-24.2	-24	-23.8	dB		



## receive operation (continued)

### receive volume control

The values in the volume control PGA control registers provide volume control for the earphone. Volume control gain is set from 0 dB to -18 dB in 2-dB steps through the  $I^2C$  interface. The default RX volume control gain is 0 dB.

**BIT NAME RELATIVE GAIN** RV3 RV2 RV1 RV0 MIN **TYP** MAX UNIT 0 0 -0.20 0.2 dΒ 0 0 0 1 -2.2 -2 -1.8 dB 0 0 1 0 -4.2 -4 -3.8dB 1 -6 -5.8 0 0 1 -6.2dΒ 1 0 0 -7.8 0 -8.2 -8 dΒ 1 0 1 -10.2-9.80 -10 dB 1 1 0 -12.2 -12 -11.8 0 dΒ 0 1 1 1 -14.2-14 -13.8dΒ 1 0 0 0 -16.2 -16 -15.8 dΒ

**Table 5. RX Volume Control** 

### earphone amplifier

The analog signal can be routed to either of two earphone amplifiers: one with a differential output (EAR1ON and EAR1OP) capable of driving a 8- $\Omega$  load, or one with a single-ended output (EAR2O) capable of driving a 8- $\Omega$  load.

1

-18.2

-18

-17.8

dΒ

### earphone mute function

Muting can be selected by setting bit 3 of the power control register through the I<sup>2</sup>C interface.

0

#### receive PCM data format

- Companded mode: 8 bits are received, the most significant (MSB) first.
- Linear mode: 15 bits are received, MSB first.

1

0



### receive operation (continued)

Table 6. Receive-Data Bit Definitions

BIT NO.	COMPANDED MODE	LINEAR MODE
1	CD7	LD14
2	CD6	LD13
3	CD5	LD12
4	CD4	LD11
5	CD3	LD10
6	CD2	LD9
7	CD1	LD8
8	CD0	LD7
9	_	LD6
10	_	LD5
11	_	LD4
12	_	LD3
13	_	LD2
14	_	LD1
15	_	LD0
16	_	_

Transmit channel gain control bits always follow the PCM data in time:

CD7-CD0 = data word in companded mode

LD14-LD0 = data word in linear mode

### DTMF generator operation and interface

The DTMF circuit generates the summed DTMF tones for push button dialing and provides the PDM output for the BUZZCON user-alert tone. The integer value is determined by the formula round tone [Freq (Hz)/resolution (Hz)]. The integer value is loaded into one of two 8-bit registers, high-tone register (04) or low-tone register (05). The tone output is 2 dB higher when applied to the high-tone register (04). When generating DTMF tones, the high-frequency value must be applied to the high tone register (04) and the low DTMF value to the low-tone register.

The DTMF frequency resolution is controlled by the auxiliary register (06) bits 2, 3, 4, and 5. When the resolution is set to 7.8125 Hz, the frequency range can be up to 1992.2 Hz. A wider range can be accomplished (for example, 2x or 4x) by selecting lower resolutions of 15.625 Hz or 31.250 Hz. The gain setting is controlled by the RXPGA gain control. This register applies the required gain to obtain MUX control during tone mode operation. Table 3 shows the relationship of the two gain settings.



# **DTMF** generator operation and interface (continued)

**INTEGER** TONE DT5 DT0 DT7 DT6 DT4 DT3 DT2 DT1 TONE/Hz **VALUE FUNCTION DTMF Low** DTMF Low DTMF Low DTMF Low DTMF HIgh DTMF HIgh DTMF HIgh DTMF HIgh 

**Table 7. Typical DTMF and Single Tone Control** 

Tones from the DTMF generator block are present at all outputs and are controlled by enabling or disabling the individual output ports. The values that determine the tone frequency are loaded into the tone registers (high and low) as two separate values.

The values loaded into the tone registers initiate an iterative table look-up function, placing a 6-bit or 7-bit in twos-complement value into the tone registers. There is a 2-dB difference in the resulting output of the two registers, the high-tone register having the greater result.

In the case of low-tone signal, the tone generator outputs a 6-bit integer with a maximum code of 31 (011111). However, the DTMF output is an 8-bit integer. Therefore, two zeros are padded to the MSB position, which results in 31 (00011111). On the other hand, the receive channel requires a 15-bit integer, the input 3968 (000111110000000). Since the maximum digital value of receive channel is 16383 (01111111111111), the maximum low-tone signal is designed to be -12.32 dB below the full digital scale.

$$20 \log \left(\frac{3968}{16383}\right)^2 = -12.32 \, dB \tag{1}$$

In the case of high-tone signal, the tone generator outputs a 7-bit integer with a maximum code of 39 (0100111). The DTMF, therefore, pads a zero to the MSB and generates an 8-bit integer (00100111). In order to send the digital code to receive channel, it is converted to a 15-bit integer with seven more zeros padded to LSB position and biased as 4992 (001001110000000). Therefore, the maximum high-tone signal is designed to be  $-10.32~\mathrm{dB}$  below the full digital scale.

$$20 \log \left(\frac{4992}{16383}\right)^2 = -10.32 \, \mathrm{dB} \tag{2}$$

In the case of DTMF output, the tone generator outputs an 8-bit integer with the maximum code level of 70 (01000110). This output is converted to a 15-bit code with the value of 8960 (010001100000000). Therefore, the maximum output of DTMF is designed to be -5.24 dB below the full digital scale.

$$20 \log \left(\frac{8960}{16383}\right)^2 = -5.24 \, \mathrm{dB} \tag{3}$$

## buzzer logic section

The single-ended output BUZZCON is a PDM signal intended to drive a buzzer through an external driver transistor. The PDM begins as a selected DTMF tone, generated and passed through the receive D/A channel and fed back to the transmit channel analog modulator, where a PDM signal is generated and routed to the BUZZCON output.




Figure 13. Buzzer Driver System Architecture

### support section

The clock generator and control circuit use the master clock input (MCLK) to generate internal clocks to drive internal counters, filters, and convertors. Register control data is written into and read back from the PCM codec registers via the control interface.

### I<sup>2</sup>C-bus protocols

The PCM codec serial interface is designed to be I<sup>2</sup>C bus-compatible and operates in the slave mode when CE is high. This interface consists of the following terminals:

SCL: I<sup>2</sup>C-bus serial clock. This input synchronizes the control data transfer to and from the codec.

SDA: I<sup>2</sup>C-bus serial address/data input/output. This is a bidirectional terminal that transfers register

control addresses and data into and out of the codec. It is an open drain terminal and therefore requires a pullup resistor to  $V_{CC}$  (typical 10 k $\Omega$  for 100 kHz).

TLV320AIC1110 has a fixed device select address of (E2)HEX for write mode and (E3)HEX for read mode.

For normal data transfer, SDA is allowed to change only when SCL is low. Changes when SCL is high are reserved for indicating the start and stop conditions.

Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is at high. Changes in the data line while the clock line is at high are interpreted as a start or stop condition.

Table 8. I<sup>2</sup>C-Bus Conditions

CONDITION	STATUS	DESCRIPTION
А	Bus not busy	Both data and clock lines remain at high.
В	Start data transfer	A high to low transition of the SDA line while the clock (SCL) is high determines a start condition.  All commands must proceed from a start condition.
С	Stop data transfer	A low to high transition of the SDA line while the clock (SCL) is high determines a stop condition. All operations must end with a stop condition.
D	Data valid	The state of the data line represents valid data when, after a start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data.



### I<sup>2</sup>C-bus protocols (continued)

Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data bytes, transferred between the start and stop conditions, is determined by the master device (microprocessor).

When addressed, the PCM codec generates an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

The PCM codec must pull down the SDA line during the acknowledge clock pulse so that the SDA line is at stable low state during the high period of the acknowledge related clock pulse. Setup and hold times must be taken into account. During read operations, the master device must signal an end of data to the slave by not generating an acknowledge bit on the last byte that was clocked out of the slave. In this case, the slave (PCM codec) must leave the data line high to enable the master device to generate the stop condition.

### clock frequencies and sample rates

A fixed PCMSYN rate of 8 kHz determines the sampling rate.

### register map addressing

					BIT	rs			
	REG	07	06	05	04	03	02	01	00
Power control	00	Sidetone En	TXEn	RX TX En	MICSEL	BIASEn	RXEn	EAROUT Sel	PWRUP
Mode control	01	Comp Sel	TMEn	PCMLB	Comp En	BUZZEn	RXFLTR En	TXFLTR En	TXSLOPE En
TXPGA	02	Х	TP3	TP2	TP1	TP0	ST2	ST1	ST0
RXPGA	03	RP3	RP2	RP1	RP0	RV3	RV2	RV1	RV0
High DTMF	04	HIFREQ Sel7	HIFREQ Sel6	HIFREQ Sel5	HIFREQ Sel4	HIFREQ Sel3	HIFREQ Sel2	HIFREQ Sel1	HIFREQ Sel0
Low DTMF	05	LOFREQ Sel7	LOFREQ Sel6	LOFREQ Sel5	LOFREQ Sel4	LOFREQ Sel3	LOFREQ Sel2	LOFREQ Sel1	LOFREQ Sel0
AUX	06	MCLK Detect	RXPGA2†	DTMFH1	DTMFH0	DTML1	DTMFL0	AMVX	MCLK sel

<sup>†</sup> For voice mode only

# register power-up defaults

	250				Bľ	TS			
	REG	07	06	05	04	03	02	01	00
Power control (1)†	00	1	1	1	1	0	1	1	0
Power control (2)‡	00	1	0	0	1	1	0	1	1
Mode control	01	0	0	0	0	0	0	1	0
TXPGA	02	0	1	0	0	0	0	0	0
RXPGA	03	1	0	1	0	0	0	0	0
High DTMF	04	0	0	0	0	0	0	0	0
Low DTMF	05	0	0	0	0	0	0	0	0
AUX	06	0	0	0	0	0	0	0	0

<sup>† 1.</sup> Value when PWRUPSEL = 0



<sup>&</sup>lt;sup>‡</sup>2. Value when PWRUPSEL = 1

# register map

Table 9. Power Control Register: Address (00) HEX

		E	BIT NU	MBER				DEFINITIONS
7	6	5	4	3	2	1	0	DEFINITIONS
1	1	1	1	0	1	1	0	Default setting PWRUPSEL = 0
1	0	0	1	1	0	1	1	Default setting PWRUPSEL = 1
Х	Χ	Χ	Χ	Χ	Χ	Χ	0	Reference system, power down
Х	Χ	Χ	Χ	Χ	Χ	Χ	1	Reference system, power up
Х	Χ	Χ	Χ	Χ	Χ	1	Χ	EAR AMP1 selected, EAR AMP2 power down
Х	Χ	Χ	Χ	Χ	Χ	0	Χ	EAR AMP2 selected, EAR AMP1 power down
Х	Χ	Χ	Χ	Χ	0	Χ	Χ	Receive channel enabled
Х	Χ	0	Χ	Χ	1	Χ	Χ	Receive channel muted
Х	Χ	1	Χ	Χ	1	Χ	0	Receive channel, power down
Х	Χ	Χ	Χ	1	Χ	Χ	Χ	Micbias enable
Х	Χ	Χ	Χ	0	X	Χ	Χ	Micbias disable
Х	Χ	Χ	1	Χ	Χ	Χ	Χ	MIC1 selected
Х	Χ	Χ	0	Χ	Χ	Χ	Χ	MIC2 selected
Х	0	Χ	Χ	Χ	Χ	Χ	Χ	Transmit channel enabled
Х	1	0	Χ	Χ	Χ	Χ	Χ	Transmit channel muted
Х	1	1	Χ	Χ	Χ	Χ	Χ	Transmit channel power down
0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Sidetone enabled
1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Sidetone muted

Table 10. Mode Control Register: Address (01) HEX

		ı	BIT NU	MBER				DECIMITIONS
7	6	5	4	3	2	1	0	DEFINITIONS
0	0	0	0	0	0	1	0	Default setting
Х	Χ	Χ	Χ	Χ	Χ	0	0	TX channel high-pass filter enabled and slope filter enabled
Х	Χ	Χ	Χ	Χ	Χ	0	1	TX channel high-pass filter enabled and slope filter disabled
Х	Χ	Χ	Χ	Χ	Χ	1	0	TX channel high-pass filter disabled and slope filter enabled
Х	Χ	Χ	Χ	Χ	Χ	1	1	TX channel high-pass filter disabled and slope filter disabled
Х	Χ	Χ	Χ	Χ	0	Χ	Χ	RX channel high-pass filter disabled (low pass only)
Х	Χ	Χ	Χ	Χ	1	Χ	Χ	RX channel high-pass filter enabled
Х	Χ	Χ	Χ	0	Χ	Χ	Χ	BUZZCON disabled
Х	Χ	Χ	Χ	1	Χ	Χ	Χ	BUZZCON enabled
Х	Χ	Χ	0	Χ	Χ	Χ	Χ	Linear mode selected
1	Χ	Χ	1	Χ	Χ	Χ	Χ	A-law companding mode selected
0	Χ	Χ	1	Χ	Χ	Χ	Χ	μ-law companding mode selected
Х	Χ	0	Χ	Χ	Χ	Χ	Χ	TX and RX channels normal mode
Х	Χ	1	Χ	Χ	Χ	Χ	Χ	PCM loopback mode
Х	0	Χ	Χ	Χ	Χ	Χ	Χ	Tone mode disabled
Χ	1	Χ	Χ	Χ	Χ	Χ	Χ	Tone mode enabled



# register map (continued)

Transmit PGA and sidetone control register: Address (02)HEX

# Bit definitions:

	7	6	5	4	3	2	1	0	DEFINITION
	Х	TP3	TP2	TP1	TP0	ST2	ST1	ST0	See Table 2 and Table 4
I	0	1	0	0	0	0	0	0	Default setting

Receive volume control register: Address (03)HEX

### Bit definitions:

7	6	5	4	3	2	1	0	DEFINITION
RP3	RP2	RP1	RP0	RV3	RV2	RV1	RV0	See Table 3 and Table 5
1	0	1	0	0	0	0	0	Default setting

High tone selection control register: Address (04)HEX

## Bit definitions:

7	6	5	4	3	2	1	0	DEFINITION
Х	Х	Х	Х	Х	Х	Х	Х	DTMF (see Table 7)
0	0	0	0	0	0	0	0	Default setting

Low tone selection control register: Address (05)HEX

### Bit definitions:

7	6	5	4	3	2	1	0	DEFINITION
Х	Х	Х	Х	Х	Х	Х	Х	DTMF (see Table 7)
0	0	0	0	0	0	0	0	Default setting

Auxiliary register: Address (06)HEX

### Bit definitions:

7	6	5	4	3	2	1	0	DEFINITION
0	0	0	0	0	0	0	0	Default
Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	MCLK is set to 2.048 MHz
Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	MCLK is set to 128 MHz
Χ	Χ	Χ	Χ	Χ	Χ	0	Х	Analog switch output is set to OUT2
Χ	Χ	Χ	Χ	Χ	Χ	1	Х	Analog switch output is set to OUT1
Χ	Χ	Χ	Х	0	0	Χ	Χ	Low tone frequency resolution is set to 7.8125 Hz
Χ	Х	Χ	Х	0	1	Χ	Х	Low tone frequency resolution is set to 15.625 Hz
Χ	Χ	Χ	Χ	1	0	Χ	Х	Low tone frequency resolution is set to 31.250 Hz
Χ	Χ	0	0	Χ	Χ	Χ	Х	High tone frequency resolution is set to 7.8125 Hz
Χ	Χ	0	1	Χ	Χ	Χ	Х	High tone frequency resolution is set to 15.625 Hz
Χ	Χ	1	0	Χ	Χ	Χ	Х	High tone frequency resolution is set to 31.250 Hz
Χ	0	Х	Х	Χ	Х	Х	Х	Receiver channel gain, RXPGA2 is equal to 0 dB, voice mode only
Χ	1	Χ	Х	Х	Χ	Χ	Х	Receiver channel gain, RXPGA2 is equal to 6 dB, voice mode only
0	Х	Χ	Х	Х	Χ	Χ	Х	MCLK detector is powered ON
1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	MCLK detector is powered OFF

# using PCM codec as a general-purpose PCM codec

In situations when a general-purpose PCM codec is needed and programming features are not necessary, the receive and transmit channels can be enabled for voice mode only by setting the powerup select pin to  $V_{CC}$  level.

When set to default, the following features are activated:

- REF is powered up
- Ear amp1 selected, Ear amp 2 = OFF
- Receive channel enabled
- MIC bias enabled
- MIC 2 selected
- Transmit channel enabled
- Side tone enabled, Gain = -12 dB
- TX channel high pass filter disabled
- TX channel slope filter enabled
- RX channel HP filter disabled (low pass only)
- Buzzcon disabled
- Linear mode only
- TX and RX channel normal mode (no loopback)
- Tone mode disabled (voice mode only)
- MIC amp 1 gain = 23.5 dB
   MIC amp 2 gain = 6 dB
   TX PGA gain = 0 dB
   Total TX gain = 29.5 dB
- Receive PGA = -4 dB
   Receive PGA 2 = 0 dB
   Volume = 0 dB
   Total RX gain = -4 dB
- Clock = 2.048 MHz



# **PCM** codec device comparisons

	TLV320AIC1103	TLV320AIC1110
Single tone frequency range	To 2 kHz	To 8 kHz
Transmit channel gain range	13.5 dB to 35.5 dB	19.5 dB to 41.5 dB
Receive channel gain range	- 24 dB to 6 dB	– 24 dB to 12 dB
PCMCLK rate	2.048 MHz	128 kHz or 2.048 MHz
Device pin out	Backward co	mpatible (TQFP)
Control registers	Backware	d compatible
Number of registers	6	7
Control interface	I <sup>2</sup> C	I <sup>2</sup> C
Analog switch	No	Yes
Earout driving impedance	32 Ω	8-32 Ω
DTMF	Yes	Yes
Tone resolution (Hz)	7.8125	7.8125 15.625 31.25
Packages	TQFP	TQFP, MicroStar Junior BGA™

11-Nov-2025 www.ti.com

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(5)	(4)	(5)		(0)
6PAIC1110PBSRG4	Active	Production	TQFP (PBS)   32	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AIC1110
6PAIC1110PBSRG4.B	Active	Production	TQFP (PBS)   32	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AIC1110
TLV320AIC1110PBS	Active	Production	TQFP (PBS)   32	250   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AIC1110
TLV320AIC1110PBS.B	Active	Production	TQFP (PBS)   32	250   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AIC1110
TLV320AIC1110PBSR	Active	Production	TQFP (PBS)   32	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AIC1110
TLV320AIC1110PBSR.B	Active	Production	TQFP (PBS)   32	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AIC1110

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
6PAIC1110PBSRG4	TQFP	PBS	32	1000	330.0	16.4	7.2	7.2	1.5	12.0	16.0	Q2
TLV320AIC1110PBSR	TQFP	PBS	32	1000	330.0	16.4	7.2	7.2	1.5	12.0	16.0	Q2

www.ti.com 15-Jul-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
6PAIC1110PBSRG4	TQFP	PBS	32	1000	350.0	350.0	43.0	
TLV320AIC1110PBSR	TQFP	PBS	32	1000	350.0	350.0	43.0	



www.ti.com 15-Jul-2025

### **TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

_		<u> </u>											
	Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
	TLV320AIC1110PBS	PBS	TQFP	32	250	10 X 25	150	315	135.9	7620	12.2	11.1	11.25
ŀ	TLV320AIC1110PBS.B	PBS	TQFP	32	250	10 X 25	150	315	135.9	7620	12.2	11.1	11.25

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025