

# TMUX541x 50V, 21Ω, 1:1 (SPST) 4-Channel Switches with 1.8V Logic

#### 1 Features

- Dual supply range: ±4.5V to ±25V
- Single supply range: 4.5V to 50V
- Asymmetric dual supply support (For example:  $V_{DD} = 37.5V, V_{SS} = -12.5V)$
- 1.8V logic compatible
- Low on-resistance: 21Ω (typical)
- Low on-capacitance: 12pF (typical)
- Ultra-low on-resistance flatness: 0.005Ω (typical)
- Low on-leakage current: 0.002nA (typical), 40nA (maximum)
- Low charge injection: 13pC (typical)
- -40°C to +125°C operating temperature
- Rail-to-rail operation
- Bidirectional operation
- Break-before-make switching (TMUX5413)

## 2 Applications

- Sample-and-hold circuits
- Feedback gain switching
- Signal isolation
- Semiconductor test equipment
- Programmable logic controllers (PLC)
- Factory automation and control
- Professional Audio Equipment
- Instrumentation: lab, analytical, and portable
- Data acquisition systems (DAQ)
- Optical test equipment

### 3 Description

The TMUX541x is a general purpose complementary metal-oxide semiconductor (CMOS) switch device with four independently selectable 1:1, single-pole, single-throw (SPST) switch channels. The device works with a single supply (4.5V to 50V), dual supplies (±4.5V to ±25V), or asymmetric supplies (such as  $V_{DD} = 37.5V$ ,  $V_{SS} = -12.5V$ ). The TMUX541x supports bidirectional analog and digital signals on the source (Sx) and drain (Dx) pins ranging from V<sub>SS</sub> to  $V_{DD}$ .


The switches of the TMUX541x are controlled with appropriate logic control inputs on the SELx pins. The TMUX541x exhibits break-before-make switching, allowing the device to be used in cross-point and multiplexing applications.

The TMUX541x is a part of the general purpose switches and multiplexers family of devices emphasizing uses in broad range of applications while reducing BOM cost.

**Package Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TMUX5411	PW (TSSOP, 16)	5mm × 6.4mm
TMUX5411 TMUX5412 TMUX5413	DYY (SOT-23-THIN, 16)	3.26mm x 4.2mm

- For all available packages, see the package option (1) addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



TMUX541x Block Diagram



# **Table of Contents**

1	Features	1
2	Applications	<mark>1</mark>
	Description	
4	Pin Configuration and Functions	3
5	Specifications	<mark>4</mark>
	5.1 Absolute Maximum Ratings	4
	5.2 ESD Ratings	<mark>4</mark>
	5.3 Thermal Information	5
	5.4 Recommended Operating Conditions	5
	5.5 ±15V Dual Supply: Electrical Characteristics	6
	5.6 ±15V Dual Supply: Switching Characteristics	<mark>7</mark>
	5.7 48V Single Supply: Electrical Characteristics	<mark>8</mark>
	5.8 48V Single Supply: Switching Characteristics	
	5.9 12 V Single Supply: Electrical Characteristics	
	5.10 12V Single Supply: Switching Characteristics	
	5.11 Typical Characteristics	
6	Parameter Measurement Information	14
	6.1 On-Resistance	
	6.2 Off-Leakage Current	
	6.3 On-Leakage Current	
	6.4 t <sub>ON</sub> and t <sub>OFF</sub> Time	
	6.5 Propagation Delay	
	6.6 Charge Injection	17
	6.7 Off Isolation	17

6.9 Bandwidth	6.8 Channel-to-Channel Crosstalk	.18
6.10 THD + Noise		
6.11 Power Supply Rejection Ratio (PSRR)       19         7 Detailed Description       20         7.1 Overview       20         7.2 Functional Block Diagram       20         7.3 Feature Description       20         7.4 Device Functional Modes       21         8 Application and Implementation       22         8.1 Application Information       22         8.2 Power Supply Recommendations       23         8.3 Layout       24         9 Device and Documentation Support       26         9.1 Documentation Support       26         9.2 Receiving Notification of Documentation Updates       26         9.3 Support Resources       26         9.4 Trademarks       26         9.5 Electrostatic Discharge Caution       26         9.6 Glossary       26         10 Revision History       26         11 Mechanical, Packaging, and Orderable		
7 Detailed Description       20         7.1 Overview       20         7.2 Functional Block Diagram       20         7.3 Feature Description       20         7.4 Device Functional Modes       21         8 Application and Implementation       22         8.1 Application Information       22         8.2 Power Supply Recommendations       23         8.3 Layout       24         9 Device and Documentation Support       26         9.1 Documentation Support       26         9.2 Receiving Notification of Documentation Updates       26         9.3 Support Resources       26         9.4 Trademarks       26         9.5 Electrostatic Discharge Caution       26         9.6 Glossary       26         10 Revision History       26         11 Mechanical, Packaging, and Orderable		
7.1 Overview.       20         7.2 Functional Block Diagram.       20         7.3 Feature Description.       20         7.4 Device Functional Modes.       21         8 Application and Implementation.       22         8.1 Application Information.       22         8.2 Power Supply Recommendations.       23         8.3 Layout.       24         9 Device and Documentation Support.       26         9.1 Documentation Support.       26         9.2 Receiving Notification of Documentation Updates.       26         9.3 Support Resources.       26         9.4 Trademarks.       26         9.5 Electrostatic Discharge Caution.       26         9.6 Glossary.       26         10 Revision History.       26         11 Mechanical, Packaging, and Orderable		
7.2 Functional Block Diagram.       20         7.3 Feature Description.       20         7.4 Device Functional Modes.       21         8 Application and Implementation.       22         8.1 Application Information.       22         8.2 Power Supply Recommendations.       23         8.3 Layout.       24         9 Device and Documentation Support.       26         9.1 Documentation Support.       26         9.2 Receiving Notification of Documentation Updates.       26         9.3 Support Resources.       26         9.4 Trademarks.       26         9.5 Electrostatic Discharge Caution.       26         9.6 Glossary.       26         10 Revision History.       26         11 Mechanical, Packaging, and Orderable	<u>.</u>	
7.3 Feature Description.       20         7.4 Device Functional Modes.       21         8 Application and Implementation       22         8.1 Application Information.       22         8.2 Power Supply Recommendations.       23         8.3 Layout.       24         9 Device and Documentation Support.       26         9.1 Documentation Support.       26         9.2 Receiving Notification of Documentation Updates.       26         9.3 Support Resources.       26         9.4 Trademarks.       26         9.5 Electrostatic Discharge Caution.       26         9.6 Glossary.       26         10 Revision History.       26         11 Mechanical, Packaging, and Orderable		
7.4 Device Functional Modes       21         8 Application and Implementation       22         8.1 Application Information       22         8.2 Power Supply Recommendations       23         8.3 Layout       24         9 Device and Documentation Support       26         9.1 Documentation Support       26         9.2 Receiving Notification of Documentation Updates       26         9.3 Support Resources       26         9.4 Trademarks       26         9.5 Electrostatic Discharge Caution       26         9.6 Glossary       26         10 Revision History       26         11 Mechanical, Packaging, and Orderable		
8 Application and Implementation228.1 Application Information228.2 Power Supply Recommendations238.3 Layout249 Device and Documentation Support269.1 Documentation Support269.2 Receiving Notification of Documentation Updates269.3 Support Resources269.4 Trademarks269.5 Electrostatic Discharge Caution269.6 Glossary2610 Revision History2611 Mechanical, Packaging, and Orderable		
8.1 Application Information       22         8.2 Power Supply Recommendations       23         8.3 Layout       24         9 Device and Documentation Support       26         9.1 Documentation Support       26         9.2 Receiving Notification of Documentation Updates       26         9.3 Support Resources       26         9.4 Trademarks       26         9.5 Electrostatic Discharge Caution       26         9.6 Glossary       26         10 Revision History       26         11 Mechanical, Packaging, and Orderable	7.4 Device Functional Modes	21
8.2 Power Supply Recommendations	8 Application and Implementation	.22
8.3 Layout	8.1 Application Information	. 22
9 Device and Documentation Support269.1 Documentation Support269.2 Receiving Notification of Documentation Updates269.3 Support Resources269.4 Trademarks269.5 Electrostatic Discharge Caution269.6 Glossary2610 Revision History2611 Mechanical, Packaging, and Orderable		
9 Device and Documentation Support269.1 Documentation Support269.2 Receiving Notification of Documentation Updates269.3 Support Resources269.4 Trademarks269.5 Electrostatic Discharge Caution269.6 Glossary2610 Revision History2611 Mechanical, Packaging, and Orderable	8.3 Layout	. 24
9.1 Documentation Support		
9.2 Receiving Notification of Documentation Updates		
9.3 Support Resources.       26         9.4 Trademarks.       26         9.5 Electrostatic Discharge Caution.       26         9.6 Glossary.       26         10 Revision History.       26         11 Mechanical, Packaging, and Orderable		
9.4 Trademarks		
9.5 Electrostatic Discharge Caution		
9.6 Glossary		
10 Revision History26 11 Mechanical, Packaging, and Orderable	<del></del>	
11 Mechanical, Packaging, and Orderable		
	<del>-</del>	. 26
Information27	11 Mechanical, Packaging, and Orderable	
	Information	. 27



# **4 Pin Configuration and Functions**




Figure 4-1. 16-Pin PW (TSSOP) & DYY (SOT-23-THN) Package (Top View)

**Table 4-1. Pin Functions** 

	PIN					
NAME	TSSOP & SOT-23- THN	TYPE <sup>(1)</sup>	DESCRIPTION			
D1	2	I/O	Drain pin 1. Can be an input or output.			
D2	15	I/O	Drain pin 2. Can be an input or output.			
D3	10	I/O	Drain pin 3. Can be an input or output.			
D4	7	I/O	Drain pin 4. Can be an input or output.			
GND	5	Р	Ground (0 V) reference.			
N.C.	12	_	No internal connection. Can be shorted to GND or left floating			
S1	3	I/O	Source pin 1. Can be an input or output.			
S2	14	I/O	Source pin 2. Can be an input or output.			
S3	11	I/O	Source pin 3. Can be an input or output.			
S4	6	I/O	Source pin 4. Can be an input or output.			
SEL1	1	I	Logic control input 1, has internal pull-down resistor. Controls channel 1 state as provided in Table 7-2.			
SEL2	16	I	Logic control input 2, has internal pull-down resistor. Controls channel 2 state as provided in Table 7-2.			
SEL3	9	I	Logic control input 3, has internal pull-down resistor. Controls channel 3 state as provided in Table 7-2.			
SEL4	8	I	Logic control input 4, has internal pull-down resistor. Controls channel 4 state as provided in Table 7-2.			
VDD	13	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between VDD and GND			
VSS	4	Р	Negative power supply. This pin is the most negative power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1µF to 10 µF between VSS and GND. In single-supply applications, this pin should be connected to ground.			

<sup>(1)</sup> I = input, O = output, I/O = input and output, P = power.



# **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
$V_{DD} - V_{SS}$			55	V
$V_{DD}$	Supply voltage	-0.5	55	V
V <sub>SS</sub>		-55	0.5	V
V <sub>SEL</sub> or V <sub>EN</sub>	Logic control input pin voltage (SELx)	-0.5	55	V
I <sub>SEL</sub> or I <sub>EN</sub>	Logic control input pin current (SELx)	-30	30	mA
V <sub>S</sub> or V <sub>D</sub>	Source or drain voltage (Sx, Dx)	V <sub>SS</sub> -0.5	V <sub>DD</sub> +0.5	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, Dx)	-30	30	mA
I <sub>peak</sub>	Source or drain pulse current (Sx, Dx: pulsed at 1ms, 10% duty cycle max)	-100	100	mA
T <sub>A</sub>	Ambient temperature	<b>–</b> 55	125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C
$T_{J}$	Junction temperature		150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> All voltages are with respect to ground, unless otherwise specified.

<sup>(2)</sup> JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



### **5.3 Thermal Information**

		TMU		
THERMAL METRIC <sup>(1)</sup>		PW (TSSOP)	DYY (SOT-23)	UNIT
		16 PINS	16 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	109.7	120.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	44.8	57.0	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	67.2	53.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	2,6	2.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	66.5	53.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

# 5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V <sub>DD</sub> - V <sub>SS</sub> (1)	Power supply voltage differential		4.5	50	V
$V_{DD}$	Positive power supply voltage	Positive power supply voltage		50	V
V <sub>S</sub> or V <sub>D</sub>	Signal path input/output voltage (source or drain pin) (Sx, D)	Signal path input/output voltage (source or drain pin) (Sx, D)		$V_{DD}$	V
V <sub>SEL</sub> - V <sub>SS</sub>	Address or enable pin voltage		0	48	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)		-30	30	mA
T <sub>A</sub>	Ambient temperature		-40	125	°C
V <sub>IH</sub>	Logic Input High <sup>(2)</sup>	Logic Inputs (SEL / EN pins)	1.3	48	V
V <sub>IL</sub>	Logic Input Low	Logic Inputs (SEL / EN pins)	0	0.8	V

 $V_{DD}$  and  $V_{SS}$  can be any value as long as  $4.5 \text{V} \le (V_{DD} - V_{SS}) \le 50 \text{V}$ , and the minimum  $V_{DD}$  is met. Please note the VIH is limited by the following constraints:  $V_{SEL} - V_{SS} \le 48 \text{V}$ 



# 5.5 ±15V Dual Supply: Electrical Characteristics

 $V_{DD}$  = +15V ± 10%,  $V_{SS}$  = -15V ±10%, GND = 0V (unless otherwise noted). Typical at  $V_{DD}$  = +15V,  $V_{SS}$  = -15V,  $V_{A}$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = -10V to +10V	25°C		21	26	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{mA}$	–40°C to +85°C			32	Ω
		Refer to On-Resistance	–40°C to +125°C			37	Ω
		V <sub>S</sub> = -10V to +10V	25°C		0.15	0.75	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{mA}$	–40°C to +85°C			1.2	Ω
		Refer to On-Resistance	–40°C to +125°C			1.5	Ω
		$V_S = -10V \text{ to } +10V$	25°C		0.02	0.45	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	I <sub>S</sub> = -10mA	–40°C to +85°C			0.6	Ω
		Refer to On-Resistance	–40°C to +125°C			0.7	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0V, I <sub>S</sub> = -10mA Refer to On-Resistance	-40°C to +125°C		0.085		Ω/°C
		$V_{DD} = 16.5V, V_{SS} = -16.5V$	25°C		0.003		nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off $V_S = +10V / -10V$	–40°C to +85°C	-5		5	nA
0(011)	S	V <sub>D</sub> = -10V / + 10V Refer to Off-Leakage Current	-40°C to +125°C	-10		10	nA
		$V_{DD} = 16.5V, V_{SS} = -16.5V$	25°C		0.003		nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off $V_S = +10V / -10V$	–40°C to +85°C	-5		5	nA
D(OIT)	3	$V_D = -10V / + 10V$ Refer to Off-Leakage Current	-40°C to +125°C	-10		10	nA
		V <sub>DD</sub> = 16.5V, V <sub>SS</sub> = -16.5V	25°C		0.002		nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = \pm 10V$ Refer to On-Leakage Current	–40°C to +85°C	-20		20	nA
·D(ON)			–40°C to +125°C	-40		40	nA
LOGIC IN	PUTS (SEL / EN pins)					·	
I <sub>IH</sub>	Input leakage current	Logic Inputs = 50V	–40°C to +125°C			1.4	μΑ
I <sub>IH</sub>	Input leakage current	Logic Inputs = 1.8V - 5V	–40°C to +125°C			0.6	μΑ
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-0.1	0.0000 4	0.1	μΑ
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		4		pF
POWER S	SUPPLY						
		40 -14 14	25°C		105	140	μΑ
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 16.5V, $V_{SS}$ = -16.5V Logic inputs = 0V, 5V, or $V_{DD}$	–40°C to +85°C			155	μΑ
		20g.0puto 01, 01, 01	–40°C to +125°C			170	μΑ
I <sub>DDQ</sub>	V <sub>DD</sub> quiescent supply current	V <sub>DD</sub> = 16.5V, V <sub>SS</sub> = -16.5V All Switches OFF	-40°C to +125°C			65	μΑ
I <sub>DD (1.8V)</sub>	V <sub>DD</sub> supply current	V <sub>DD</sub> = 16.5V, V <sub>SS</sub> = -16.5V Logic inputs = 1.8V	-40°C to +125°C			175	μΑ
		40.51/1/	25°C		90	110	μΑ
$I_{SS}$	V <sub>SS</sub> supply current	$V_{DD}$ = 16.5V, $V_{SS}$ = -16.5V Logic inputs = 0V, 5V, or $V_{DD}$	–40°C to +85°C			120	μΑ
		Logic iriputs – ov, 5v, or v <sub>DD</sub>	–40°C to +125°C			130	μΑ
I <sub>SSQ</sub>	V <sub>SS</sub> quiescent supply current	$V_{\rm DD}$ = 16.5V, $V_{\rm SS}$ = -16.5V All Switches OFF	-40°C to +125°C			25	μΑ
I <sub>SS (1.8V)</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = 16.5V, $V_{SS}$ = -16.5V Logic inputs = 1.8V	-40°C to +125°C			130	μΑ

<sup>(1)</sup> When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.



(2) When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

# 5.6 ±15V Dual Supply: Switching Characteristics

 $V_{DD} = +15 V \pm 10\%, \ V_{SS} = -15 V \pm 10\%, \ GND = 0V \ (unless otherwise noted)$  Typical at  $V_{DD} = +15 V, \ V_{SS} = -15 V, \ T_A = 25 ^{\circ}C \ (unless otherwise noted)$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		240	300	ns
t <sub>ON</sub>	Turn-on time from control input	$V_S = 10V$ $R_1 = 1k\Omega$ , $C_1 = 35pF$	-40°C to +85°C			315	ns
		1112, OL 00P1	-40°C to +125°C			320	ns
			25°C		80	100	ns
t <sub>OFF</sub>	Turn-off time from control input	$V_S = 10V$ $R_I = 1k\Omega, C_I = 35pF$	-40°C to +85°C			105	ns
			-40°C to +125°C			110	ns
			25°C		180		ns
$t_{BBM}$	Break-before-make time delay (TMUX5413Only)	$V_S = 10V$ , $R_L = 1k\Omega$ , $C_L = 35pF$	-40°C to +85°C			205	ns
	(,		-40°C to +125°C			210	ns
			25°C		0.04		ms
t <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$V_{DD}$ rise time = 1μs $R_L$ = 1kΩ, $C_L$ = 35pF	-40°C to +85°C		0.05		ms
	( DB to suspan)		-40°C to +125°C		0.06		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50\Omega$ , $C_L = 5pF$	25°C		400		ps
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 0V, C <sub>L</sub> = 100pF	25°C		13		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 100kHz$	25°C		-100		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 1MHz$	25°C		-82		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 100kHz$	25°C		-110		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 1MHz$	25°C		-100		dB
BW	–3dB Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$	25°C		430		MHz
IL	Insertion loss	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 0V$ , $f = 1MHz$	25°C		-1.6		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5pF, $f$ = 1MHz	25°C		-59		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15V, V_{BIAS} = 0V$ $R_{L} = 10k\Omega, C_{L} = 5pF,$ f = 20Hz to 20kHz	25°C	(	0.0004		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0V, f = 1MHz	25°C		5		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0V, f = 1MHz	25°C		5		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0V, f = 1MHz	25°C		12		pF



# 5.7 48V Single Supply: Electrical Characteristics

 $\label{eq:vdd} \begin{array}{l} V_{DD} = +48 \text{V, } V_{SS} = 0 \text{V, GND} = 0 \text{V (unless otherwise noted)} \\ \text{Typical at } V_{DD} = +48 \text{V, } V_{SS} = 0 \text{V, } T_{A} = 25 ^{\circ}\text{C (unless otherwise noted)} \end{array}$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP M	AX	UNIT
ANALOG	SWITCH		_				
		V <sub>S</sub> = 5V to 43V	25°C		21	26	Ω
$R_{ON}$	On-resistance	$I_D = -10 \text{mA}$	-40°C to +85°C			32	Ω
		Refer to On-Resistance	-40°C to +125°C			40	Ω
		V <sub>S</sub> = 5V to 43V	25°C		0.14	1	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{mA}$	-40°C to +85°C			1.6	Ω
	CHAINICIS	Refer to On-Resistance	-40°C to +125°C			1.7	Ω
		V <sub>S</sub> = 5V to 43V	25°C		0.04	0.6	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_D = -10 \text{mA}$	-40°C to +85°C			0.7	Ω
		Refer to On-Resistance	-40°C to +125°C			0.8	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 24V, I <sub>S</sub> = -10mA Refer to On-Resistance	-40°C to +125°C	C	.085		Ω/°C
		V <sub>DD</sub> = 48V, V <sub>SS</sub> = 0V	25°C	C	.004		nA
	Source off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = 43V / 1V	-40°C to +85°C	-25		25	nA
I <sub>S(OFF)</sub>	Source on leakage current	V <sub>D</sub> = 1V / 43V Refer to Off-Leakage Current	-40°C to +125°C	-35		35	nA
		V <sub>DD</sub> = 48V, V <sub>SS</sub> = 0V	25°C	C	.004		nA
I	Drain off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = 43V / 1V V <sub>D</sub> = 1V / 43V Refer to Off-Leakage Current	-40°C to +85°C	-25		25	nA
I <sub>D(OFF)</sub>			-40°C to +125°C	-35		35	nA
		V <sub>DD</sub> = 44V, V <sub>SS</sub> = 0V	25°C	C	.004		nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = 40V$ or 1V	-40°C to +85°C	-25		25	nA
$I_{D(ON)}$		Refer to Section 6.3	-40°C to +125°C	-35		35	nA
LOGIC IN	PUTS (SEL / EN pins)						
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-0.1 -0	.001	0.1	μA
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		5		pF
POWER S	SUPPLY		1				
			25°C		125	155	μA
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 48V, $V_{SS}$ = 0V Logic inputs = 0V, 5V, or $V_{DD}$	-40°C to +85°C			170	μA
		Logic inputs = UV, 5V, or V <sub>DD</sub>	-40°C to +125°C		•	180	μA
I <sub>DD (1.8V)</sub>	V <sub>DD</sub> supply current	V <sub>DD</sub> = 48V, V <sub>SS</sub> = 0V Logic inputs = 1.8V	-40°C to +125°C		,	190	μА
I <sub>DDQ</sub>	V <sub>DD</sub> quiescent supply current	V <sub>DD</sub> = 48V, V <sub>SS</sub> = 0V All Switches OFF	-40°C to +125°C			65	μΑ

<sup>(1)</sup> When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

<sup>(2)</sup> When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 5.8 48V Single Supply: Switching Characteristics

 $\label{eq:VDD} V_{DD} = +48 \text{V, } V_{SS} = 0 \text{V, GND} = 0 \text{V (unless otherwise noted)}$  Typical at  $V_{DD} = +48 \text{V, } V_{SS} = 0 \text{V, } T_A = 25 ^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		225	275	ns
t <sub>ON</sub>	Turn-on time from control input	$V_S = 18V$ $R_L = 1k\Omega$ , $C_L = 35pF$	-40°C to +85°C			285	ns
		11t_ 11td2, 0[ 00p1	–40°C to +125°C			295	ns
			25°C		90	115	ns
t <sub>OFF</sub>	Turn-off time from control input	$V_S = 18V$ $R_1 = 1k\Omega, C_1 = 35pF$	–40°C to +85°C			120	ns
		11t_ 11td2, 0[ 00p1	-40°C to +125°C			125	ns
t <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$V_{DD}$ rise time = 1 $\mu$ s R <sub>L</sub> = 1 $k\Omega$ , C <sub>L</sub> = 35 $p$ F	-40°C to +125°C		0.01		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50\Omega$ , $C_L = 5pF$	25°C		475		ps
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 24V, C <sub>L</sub> = 100pF	25°C		13		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6V$ , $f = 100kHz$	25°C		-100		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6V$ , $f = 1MHz$	25°C		-82		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6V$ , $f = 100kHz$	25°C		-110		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6V$ , $f = 1MHz$	25°C		-100		dB
BW	–3dB Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6V$	25°C		400		MHz
IL	Insertion loss	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6V$ , $f = 1MHz$	25°C		-1.6		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5pF, $f$ = 1MHz	25°C		-62		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 24V, V_{BIAS} = 24V$ $R_{L} = 10k\Omega, C_{L} = 5pF,$ f = 20Hz to $20kHz$	25°C		0.0003		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 24V, f = 1MHz	25°C		5		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 24V, f = 1MHz	25°C		5		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 24V, f = 1MHz	25°C		12		pF



# 5.9 12 V Single Supply: Electrical Characteristics

 $V_{DD} = +12~V \pm 10\%,~V_{SS} = 0~V,~GND = 0~V~(unless~otherwise~noted)$  Typical at  $V_{DD} = +12~V,~V_{SS} = 0~V,~T_A = 25^{\circ}C~(unless~otherwise~noted)$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = 0 V to 10 V	25°C		42	50	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			70	Ω
		Refer to On-Resistance	-40°C to +125°C			75	Ω
APau Oi		V <sub>S</sub> = 0 V to 10 V	25°C		0.4	1.3	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			1.5	Ω
	ond mois	Refer to On-Resistance	-40°C to +125°C			1.6	Ω
		V <sub>S</sub> = 0 V to 10 V	25°C		21	25	Ω
ONTEAL	On-resistance flatness	I <sub>S</sub> = -10 mA	-40°C to +85°C			35	Ω
		Refer to On-Resistance	-40°C to +125°C			40	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 6 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	-40°C to +125°C		0.085		Ω/°C
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C		0.01		nA
I <sub>S(OFF)</sub> Source off leaka	Source off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = 10 V / 1 V	-40°C to +85°C	-25		25	nA
	Source on loanage ourient	V <sub>D</sub> = 1 V / 10 V Refer to Off-Leakage Current	-40°C to +125°C	-35		35	nA
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C		0.01		nA
l=	Drain off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = 10 V / 1 V	-40°C to +85°C	-25		25	nA
I <sub>D(OFF)</sub>	Drain on loanage ourrent	V <sub>D</sub> = 1 V / 10 V Refer to Off-Leakage Current	-40°C to +125°C	-35		35	nA
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C		0.01		nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on V <sub>S</sub> = V <sub>D</sub> = 10 V or 1 V	-40°C to +85°C	-25		25	nA
I <sub>D(ON)</sub>		Refer to On-Leakage Current	-40°C to +125°C	-35		35	nA
LOGIC IN	PUTS (SEL / EN pins)		'				
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		5.5		pF
POWER S	SUPPLY					,	
			25°C		115	135	μA
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			150	μA
		J 1, 2 1, 2 1, 2 1, 2 1	-40°C to +125°C			165	μA
I <sub>DD (1.8V)</sub>	V <sub>DD</sub> supply current	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V Logic inputs = 1.8 V	-40°C to +125°C			170	μΑ
I <sub>DDQ</sub>	V <sub>DD</sub> quiescent supply current	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V All Switches OFF	-40°C to +125°C			50	μΑ

 <sup>(1)</sup> When V<sub>S</sub> is positive, V<sub>D</sub> is negative, or when V<sub>S</sub> is negative, V<sub>D</sub> is positive.
 (2) When V<sub>S</sub> is at a voltage potential, V<sub>D</sub> is floating, or when V<sub>D</sub> is at a voltage potential, V<sub>S</sub> is floating.



# 5.10 12V Single Supply: Switching Characteristics


 $V_{DD} = +12 V \pm 10\%, \ V_{SS} = 0 V, \ GND = 0 V \ (unless \ otherwise \ noted)$  Typical at  $V_{DD} = +12 V, \ V_{SS} = 0 V, \ T_A = 25 ^{\circ}C \ (unless \ otherwise \ noted)$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		250	300	ns
t <sub>ON</sub>	Turn-on time from control input	$V_S = 8V$ $R_L = 1k\Omega$ , $C_L = 35pF$	-40°C to +85°C			310	ns
		11t_ 11td2, 0[ 00p1	–40°C to +125°C			320	ns
			25°C		85	120	ns
t <sub>OFF</sub>	Turn-off time from control input	$V_S = 8V$ $R_1 = 1k\Omega, C_1 = 35pF$	–40°C to +85°C			125	ns
		11t_ 11td2, 0[ 00p1	–40°C to +125°C			130	ns
t <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$V_{DD}$ rise time = 1μs R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 35pF	25°C		0.06		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50\Omega$ , $C_L = 5pF$	25°C		500		ps
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 6V, C <sub>L</sub> = 100pF	25°C		7		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6V$ , $f = 100kHz$	25°C		-100		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6V$ , $f = 1MHz$	25°C		82		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6V$ , $f = 100kHz$	25°C		110		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6V$ , $f = 1MHz$	25°C		-100		dB
BW	–3dB Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6V$	25°C		375		MHz
IL	Insertion loss	$R_L = 50\Omega$ , $C_L = 5pF$ $V_S = 6V$ , $f = 1MHz$	25°C		-1.6		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5pF, $f$ = 1MHz	25°C		-56		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 6V, $V_{BIAS}$ = 6V $R_L$ = 10k $\Omega$ , $C_L$ = 5pF, f = 20Hz to 20kHz	25°C	0.004			%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 6V, f = 1MHz	25°C		6		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 6V, f = 1MHz	25°C		6		pF
C <sub>S(ON)</sub> , C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 6V, f = 1MHz	25°C		14.5		pF



## **5.11 Typical Characteristics**


at T<sub>A</sub> = 25°C (unless otherwise noted)





# **5.11 Typical Characteristics (continued)**

at T<sub>A</sub> = 25°C (unless otherwise noted)





### **6 Parameter Measurement Information**

#### 6.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. Figure 6-1 shows the measurement setup used to measure  $R_{ON}$ . Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ :




Figure 6-1. On-Resistance Measurement Setup

## 6.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current.
- 2. Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

Figure 6-2 shows the setup used to measure both off-leakage currents.




Figure 6-2. Off-Leakage Measurement Setup

## 6.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol I<sub>S(ON)</sub>.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement. Figure 6-3 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




Figure 6-3. On-Leakage Measurement Setup

# 6.4 t<sub>ON</sub> and t<sub>OFF</sub> Time

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-4 shows the setup used to measure turn-on time, denoted by the symbol  $t_{\rm ON}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-4 shows the setup used to measure turn-off time, denoted by the symbol  $t_{OFF}$ .




Figure 6-4. Turn-On and Turn-Off Time Measurement Setup



## 6.5 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. Figure 6-5 shows the setup used to measure propagation delay, denoted by the symbol  $t_{PD}$ .




Figure 6-5. Propagation Delay Measurement Setup

### 6.6 Charge Injection

This device has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q<sub>C</sub>. Figure 6-6 shows the setup used to measure charge injection from source (Sx) to drain (Dx).




Figure 6-6. Charge-Injection Measurement Setup

### 6.7 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance,  $Z_0$ , for the measurement is  $50\Omega$ . Figure 6-7 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




Figure 6-7. Off Isolation Measurement Setup



### 6.8 Channel-to-Channel Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (Dx) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. The characteristic impedance,  $Z_0$ , for the measurement is  $50\Omega$ . Figure 6-8 shows the setup used to measure, and the equation used to compute crosstalk.




Figure 6-8. Channel-to-Channel Crosstalk Measurement Setup

## 6.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. The characteristic impedance,  $Z_0$ , for the measurement is  $50\Omega$ . Figure 6-9 shows the setup used to measure bandwidth.




Figure 6-9. Bandwidth Measurement Setup



#### 6.10 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.




Figure 6-10. THD + N Measurement Setup

## 6.11 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 100mV<sub>PP</sub>. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the AC PSRR.





Figure 6-11. AC PSRR Measurement Setup

## 7 Detailed Description

#### 7.1 Overview

TMUX541x is a 1:1 (SPST), 4-channel switch. This device has four independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin. This device works well with dual supplies, a single supply, or asymmetric supplies such as  $V_{DD} = 37.5V$ ,  $V_{SS} = -12.5V$ .

## 7.2 Functional Block Diagram



# 7.3 Feature Description

## 7.3.1 Bidirectional Operation

The TMUX541x conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has similar characteristics in both directions and supports both analog and digital signals.

#### 7.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for TMUX541x ranges from  $V_{SS}$  to  $V_{DD}$ .

### 7.3.3 1.8 V Logic Compatible Inputs

The TMUX541x has 1.8V logic compatible control for all logic control inputs. 1.8V logic level inputs allows the TMUX541x to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8V logic implementations, refer to Simplifying Design with 1.8 V logic Muxes and Switches.

#### 7.3.4 Flat On-Resistance

The TMUX541x is designed with a special switch architecture to produce ultra-flat on-resistance (RON) across most of the switch input operating region. The flat RON response allows the device to be used in a wide variety of applications since the RON is controlled regardless of the signals sampled. The architecture is implemented without a charge pump so unwanted noise is not produced from the device to affect sampling accuracy.

This architecture also keeps RON the same regardless of the supply voltage. The flattest on-resistance region extends roughly from 5V above VSS to 5V below VDD. As long as this headroom is maintained, the TMUX541x exhibits an extremely linear response.

### 7.3.5 Power-Up Sequence Free

The TMUX541x supports any power up sequencing. With the supply rails (VDD and VSS), any rail can be powered on first. Similarly, when powering down the supply rails can be powered down in any order.



### 7.4 Device Functional Modes

The TMUX541x has four independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin. The control pins operate down to 1.8V logic and can be as high as 48V.

The TMUX541x devices can be operated without any external components except for the supply decoupling capacitors. The SELx pins have internal pull-down resistors.

#### 7.4.1 Truth Tables

TMUX5412 Truth Table provides the truth table for TMUX541x.

Table 7-1. TMUX5411 Truth Table

SEL x <sup>(1)</sup>	CHANNEL x			
0	Channel x ON			
1	Channel x OFF			

Table 7-2. TMUX5412 Truth Table

SEL x <sup>(1)</sup>	CHANNEL x			
0	Channel x OFF			
1	Channel x ON			

Table 7-3. TMUX5413 Truth Table

SEL1	SEL2	SEL3	SEL4	ON / OFF CHANNELS <sup>(1)</sup>
0	Х	Х	Х	CHANNEL 1 OFF
1	Х	Х	Х	CHANNEL 1 ON
Х	0	Х	Х	CHANNEL 2 ON
Х	1	Х	Х	CHANNEL 2 OFF
Х	Х	0	Х	CHANNEL 3 ON
Х	Х	1	Х	CHANNEL 3 OFF
Х	Х	Х	0	CHANNEL 4 OFF
Х	Х	Х	1	CHANNEL 4 ON

<sup>(1)</sup> x denotes 1, 2, 3, or 4 for the corresponding channel.



# 8 Application and Implementation

#### Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

The TMUX541x is a part of the general purpose switches and multiplexers family of devices. The device operates with dual supplies ( $\pm 4.5 \text{V}$  to  $\pm 25 \text{V}$ ), a single supply (4.5 V to 50 V), or asymmetric supplies (such as  $\text{V}_{\text{DD}} = 37.5 \text{V}$ ,  $\text{V}_{\text{SS}} = -12.5 \text{V}$ ), and offers a true rail-to-rail input and output signal range. The TMUX541x offers a low  $\text{R}_{\text{ON}}$ , low on and off leakage currents, and high bandwidth. These features make the TMUX541x a great option for broad range of high-voltage industrial applications.

#### 8.1.1 Typical Application - Gain Switching

In some applications, such as audio, changes in signal amplification are needed often. Commonly a multiplexer is used to switch between gain resistors, but when your system is operating at ±15V or higher it's challenging to find an appropriate option. TMUX541x is TI's first line of high-voltage general purpose multiplexers that give a cost-efficient option for high voltage applications such as these.



Gain Switching Example

Figure 8-1. On-Resistance vs Source or Drain Voltage



#### 8.1.1.1 Design Requirements

For this design example, use the parameters listed in Table 8-1.

Table 8-1. Design Parameters

PARAMETERS	VALUES			
Supply (V <sub>DD</sub> )	15V			
Supply (V <sub>SS</sub> )	-15V			
Input / Output signal range	–15V to 15V (Rail-to-Rail operation)			
input / Output signal range	–10V to 10V (Best performance with headroom)			
Max current through each channel	30mA			
Control logic thresholds	1.8V compatible			

#### 8.1.1.2 Application Curve

TMUX541x has very flat  $R_{ON}$ ; however, when the signal approaches within 5V of either supply the  $R_{ON}$  increases. The plots below show two scenarios: 1. operating with the signal range 5V away from the supply rail and 2. operating with the signal range up to the supply rail.




Figure 8-2. On-Resistance vs Source or Drain Voltage up to ±10V




Figure 8-3. On-Resistance vs Source or Drain Voltage up to ±15V

### 8.2 Power Supply Recommendations

The TMUX541x device operates across a wide supply range of  $\pm 4.5 \text{V}$  to  $\pm 25 \text{V}$  (4.5V to 50V in single-supply mode). The device also performs well with asymmetrical supplies such as  $V_{DD} = 37.5 \text{V}$  and  $V_{SS} = -12.5 \text{V}$ .

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from  $0.1\mu\text{F}$  to  $10\mu\text{F}$  at both the  $V_{DD}$  and  $V_{SS}$  pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always make sure a solid ground (GND) connection is established before supplies are ramped.

### 8.3 Layout

#### 8.3.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 8-4 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 8-4. Trace Example


Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Figure 8-5 shows an example of a PCB layout with the TMUX541x.

Some key considerations are:

- For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VDD/VSS and GND. We recommend a 0.1μF and 1μF capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

#### 8.3.2 Layout Example








Figure 8-5. TMUX541x Layout Example



# 9 Device and Documentation Support

## 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, When to Replace a Relay with a Multiplexer application brief
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- Texas Instruments, Sample & Hold Glitch Reduction for Precision Outputs Reference Design reference guide
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application note
- Texas Instruments, QFN/SON PCB Attachment application note

## 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# **10 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision \* (July 2025) to Revision A (September 2025)

Page

Updated data sheet status from Advanced Information to Production Data

DATE	REVISION	NOTES
July 2025	*	Initial Release

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

4-Dec-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
PTMUX5411DYYR	Active	Preproduction	SOT-23-THIN (DYY)   16	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
PTMUX5411PWR	Active	Preproduction	TSSOP (PW)   16	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
PTMUX5412DYYR	Active	Preproduction	SOT-23-THIN (DYY)   16	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
PTMUX5412PWR	Active	Preproduction	TSSOP (PW)   16	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
PTMUX5413DYYR	Active	Preproduction	SOT-23-THIN (DYY)   16	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
PTMUX5413PWR	Active	Preproduction	TSSOP (PW)   16	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
TMUX5411DYYR	Active	Production	SOT-23-THIN (DYY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM5411
TMUX5411PWR	Active	Production	TSSOP (PW)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM5411
TMUX5412DYYR	Active	Production	SOT-23-THIN (DYY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM5412
TMUX5412PWR	Active	Production	TSSOP (PW)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM5412
TMUX5413DYYR	Active	Production	SOT-23-THIN (DYY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM5413
TMUX5413PWR	Active	Production	TSSOP (PW)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM5413

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 4-Dec-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX5411DYYR	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TMUX5411PWR	TSSOP	PW	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX5412DYYR	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TMUX5412PWR	TSSOP	PW	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX5413DYYR	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TMUX5413PWR	TSSOP	PW	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1




www.ti.com 5-Dec-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX5411DYYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
TMUX5411PWR	TSSOP	PW	16	3000	353.0	353.0	32.0
TMUX5412DYYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
TMUX5412PWR	TSSOP	PW	16	3000	353.0	353.0	32.0
TMUX5413DYYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
TMUX5413PWR	TSSOP	PW	16	3000	353.0	353.0	32.0

PLASTIC SMALL OUTLINE




## NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE




#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025