







TMUX7212M SCDS456 - JANUARY 2024

TMUX7212M 44 V, Low-RON, 1:1 (SPST), 4-Channel Precision Switches with Latch-Up Immunity and 1.8-V Logic

1 Features

Latch-up immune

Dual supply range: ±4.5V to ±22 V

Single supply range: 4.5V to 44 V

-55°C to +125°C operating temperature

Low on-resistance: 2Ω

High current support: 220mA (maximum)

1.8V logic compatible

Integrated pull-down resistor on logic pins

Fail-safe logic

Rail-to-rail operation

Bidirectional operation

2 Applications


Avionics flight control unit

Aircraft cockpit display

Standalone avionics precision flight control

Interconnect distribution box

Aerospace and defense



TMUX7212M Block Diagrams

3 Description

The TMUX7212M is a complementary metaloxide semiconductor (CMOS) switch with four independently selectable 1:1, single-pole, single-throw (SPST) switch channels. The devices work with a single supply (4.5V to 44 V), dual supplies (±4.5V to ± 22 V), or asymmetric supplies (such as V_{DD} = 12 V, $V_{SS} = -5V$). The TMUX7212M supports bidirectional analog and digital signals on the source (Sx) and drain (Dx) pins ranging from V_{SS} to V_{DD} .

Each switch of the TMUX7212M is controlled with appropriate logic control inputs on the SELx pins. The TMUX7212M is part of the precision switches and multiplexers family of devices and have very low on and off leakage currents allowing them to be used in high precision measurement applications.

TMUX7212M provides latch-up immunity, preventing undesirable high current events between parasitic structures within the device typically caused by overvoltage events. A latch-up condition typically continues until the power supply rails are turned off and can lead to device failure. The latch-up immunity feature allows the TMUX7212M family of switches and multiplexers to be used in harsh environments. Additionally, the TMUX7212M is rated for extended temperature use down to -55°C, making it an excellent choice for harsh industrial and aerospace applications.

Package Information

PART NUMBER (1)	PACKAGE ⁽²⁾	PACKAGE SIZE(3)
TMUX7212M	PW (TSSOP, 16)	5 mm × 6.4 mm

- See Section 4 (1)
- For more information, see Section 12
- The package size (length × width) is a nominal value and (3)includes pins, where applicable.



Table of Contents

1 Features1	7.8 Off Isolation2
2 Applications 1	7.9 Channel-to-Channel Crosstalk2
3 Description1	7.10 Bandwidth2
4 Device Comparison Table2	7.11 THD + Noise2
5 Pin Configuration and Functions3	7.12 Power Supply Rejection Ratio (PSRR)2
6 Specifications 4	8 Detailed Description2
6.1 Absolute Maximum Ratings4	8.1 Overview2
6.2 ESD Ratings4	8.2 Functional Block Diagram2
6.3 Thermal Information5	8.3 Feature Description2
6.4 Recommended Operating Conditions5	8.4 Device Functional Modes2
6.5 Source or Drain Continuous Current5	8.5 Truth Tables2
±15 V Dual Supply: Electrical Characteristics6	9 Application and Implementation2
±15 V Dual Supply: Switching Characteristics7	9.1 Application Information2
±20 V Dual Supply: Electrical Characteristics8	9.2 Typical Application – Switched Gain Amplifier2
±20 V Dual Supply: Switching Characteristics9	9.3 Design Requirements2
44 V Single Supply: Electrical Characteristics10	9.4 Detailed Design Procedure2
44 V Single Supply: Switching Characteristics11	9.5 Power Supply Recommendations2
12 V Single Supply: Electrical Characteristics	9.6 Layout3
12 V Single Supply: Switching Characteristics	10 Device and Documentation Support3
6.6 Typical Characteristics14	10.1 Documentation Support3
7 Parameter Measurement Information19	10.2 Receiving Notification of Documentation Updates3
7.1 On-Resistance19	10.3 Support Resources3
7.2 Off-Leakage Current19	10.4 Trademarks3
7.3 On-Leakage Current20	10.5 Electrostatic Discharge Caution3
7.4 t _{ON} and t _{OFF} Time20	10.6 Glossary3
7.5 t _{ON (VDD)} Time21	11 Revision History3
7.6 Propagation Delay21	12 Mechanical, Packaging, and Orderable
7.7 Charge Injection22	Information3

4 Device Comparison Table

PRODUCT	DESCRIPTION
TMUX7212M	Low-Leakage-Current, Precision, 4-Channel, 1:1 (SPST) Switches (Logic High)



5 Pin Configuration and Functions




Figure 5-1. PW Package 16-Pin TSSOP (Top View)

Tahl	e 5-1	I P	in F	una	ctions
Iavi	E J-	I. F		um	JUVITS

Р	IN	TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾
NAME	NO.	ITPE\/	DESCRIPTION /
D1	2	I/O	Drain pin 1. Can be an input or output.
D2	15	I/O	Drain pin 2. Can be an input or output.
D3	10	I/O	Drain pin 3. Can be an input or output.
D4	7	I/O	Drain pin 4. Can be an input or output.
GND	5	Р	Ground (0V) reference
N.C.	12	_	No internal connection. Can be shorted to GND or left floating.
S1	3	I/O	Source pin 1. Can be an input or output.
S2	14	I/O	Source pin 2. Can be an input or output.
S3	11	I/O	Source pin 3. Can be an input or output.
S4	6	I/O	Source pin 4. Can be an input or output.
SEL1	1	I	Logic control input 1, has internal 4MΩ pull-down resistor. Controls channel 1 state as shown in Section 8.5.
SEL2	16	I	Logic control input 2, has internal 4MΩ pull-down resistor. Controls channel 2 state as shown in Section 8.5.
SEL3	9	I	Logic control input 3, has internal 4MΩ pull-down resistor. Controls channel 3 state as shown in Section 8.5.
SEL4	8	I	Logic control input 4, has internal 4MΩ pull-down resistor. Controls channel 4 state as shown in Section 8.5.
VDD	13	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1µF to 10µF between V _{DD} and GND.
VSS	4	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from $0.1\mu F$ to $10\mu F$ between V_{SS} and GND.

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) Refer to Section 8.4 for what to do with unused pins.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V _{DD} – V _{SS}			48	V
V_{DD}	Supply voltage	-0.5	48	V
V _{SS}		-48	0.5	V
V _{SEL} or V _{EN}	Logic control input pin voltage (SELx)	-0.5	48	V
I _{SEL} or I _{EN}	Logic control input pin current (SELx)	-30	30	mA
V _S or V _D	Source or drain voltage (Sx, Dx)	V _{SS} -0.5	V _{DD} +0.5	V
I _{IK}	Diode clamp current ⁽³⁾	-30	30	mA
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, Dx)		I _{DC} + 10 % ⁽⁴⁾	mA
T _A	Ambient temperature	-55	150	°C
T _{stg}	Storage temperature	-65	150	°C
TJ	Junction temperature		150	°C
D	Total power dissipation (QFN) ⁽⁵⁾		1650	mW
P _{tot}	Total power dissipation (TSSOP) ⁽⁵⁾		700	mW

⁽¹⁾ Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (4) Refer to Source or Drain Continuous Current table for I_{DC} specifications.
- (5) For QFN package: P_{tot} derates linearly above T_A = 70°C by 24.2mW/°C. For TSSOP package: P_{tot} = 700 mW (max) and derates linearly above T_A = 70°C by 10.7mW/°C.

6.2 ESD Ratings

			VALUE	UNIT	
TMUX7212					
V		Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±1500	V	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC JS-002, all pins ⁽²⁾	±500	V	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



6.3 Thermal Information

		TMUX7212	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	94.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	25.5	°C/W
R _{0JB}	Junction-to-board thermal resistance	41.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	40.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{DD} - V_{SS}$ (1)	Power supply voltage differential	4.5	44	V
V_{DD}	Positive power supply voltage	4.5	44	V
V _S or V _D	Signal path input/output voltage (source or drain pin) (Sx, D)	V _{SS}	V_{DD}	V
V _{SEL} or V _{EN}	Address or enable pin voltage	0	44	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)		I _{DC} ⁽²⁾	mA
T _A	Ambient temperature	-55	125	°C

 V_{DD} and V_{SS} can be any value as long as $4.5V \le (V_{DD} - V_{SS}) \le 44 \text{ V}$, and the minimum V_{DD} is met. Refer to *Source or Drain Continuous Current* table for I_{DC} specifications.

6.5 Source or Drain Continuous Current

at supply voltage of V_{DD} ± 10%, V_{SS} ± 10 % (unless otherwise noted)

CONTINU	OUS CURRENT PER CHANNEL (I _{DC}) (2)	T _Δ = 25°C	T _Δ = 85°C	T _A = 125°C	UNIT
PACKAGE	TEST CONDITIONS	1 A - 25 C	1A - 65 C	1A - 125 C	UNIT
	+44 V Dual Supply ⁽¹⁾	220	160	100	mA
	±15 V Dual Supply	220	160	100	mA
PW (TSSOP)	+12 V Single Supply	190	130	90	mA
	±5V Dual Supply	170	120	80	mA
	+5V Single Supply	130	90	60	mA

Specified for nominal supply voltage only.

Refer to Total power dissipation (Ptot) limits in Absolute Maximum Ratings table that must be followed with maximum continuous current specification.



±15 V Dual Supply: Electrical Characteristics

 V_{DD} = +15 V ± 10%, V_{SS} = -15 V ±10%, GND = 0V (unless otherwise noted) Typical at V_{DD} = +15 V, V_{SS} = -15 V, V_{A} = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = -10 V to +10 V	25°C		2	2.7	Ω
R _{ON}	On-resistance	$I_D = -10 \text{mA}$	-40°C to +85°C			3.4	Ω
		Refer to On-Resistance	–55°C to +125°C			4	Ω
		V _S = -10 V to +10 V	25°C		0.1	0.18	Ω
ΔR_{ON}	On-resistance mismatch between channels	$I_D = -10 \text{mA}$	-40°C to +85°C			0.19	Ω
	Charmers	Refer to On-Resistance	-55°C to +125°C			0.21	Ω
		V _S = -10 V to +10 V	25°C		0.2	0.46	Ω
R _{ON FLAT}	On-resistance flatness	$I_S = -10 \text{mA}$	-40°C to +85°C			0.65	Ω
		Refer to On-Resistance	-55°C to +125°C			0.7	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0V, I _S = -10mA Refer to On-Resistance	–55°C to +125°C		0.008		Ω/°C
		$V_{DD} = 16.5V, V_{SS} = -16.5V$	25°C	-0.25	0.05	0.25	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off V _S = +10 V / –10 V	-40°C to +85°C	-3		3	nA
15(OFF)	Course on loakage carrents	V _D = -10 V / + 10 V Refer to Off-Leakage Current	–55°C to +125°C	-20		20	nA
		V _{DD} = 16.5V, V _{SS} = -16.5V	25°C	-0.25	0.05	0.25	nA
la (oss)	Drain off leakage current ⁽¹⁾	Switch state is off V _S = +10 V / –10 V	-40°C to +85°C	-3		3	nA
I _{D(OFF)}	Drain on loanage ourron	V _D = -10 V / + 10 V Refer to Off-Leakage Current	–55°C to +125°C	-20		20	nA
		V _{DD} = 16.5V, V _{SS} = -16.5V	25°C	-0.4	0.1	0.4	nA
I _{S(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = \pm 10 \text{ V}$	-40°C to +85°C	-1		1	nA
I _{D(ON)}		Refer to On-Leakage Current	–55°C to +125°C	-3		3	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		-55°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-55°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-55°C to +125°C		0.4	1.2	μΑ
I _{IL}	Input leakage current		-55°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		-55°C to +125°C		3.5		pF
POWER S	SUPPLY		1			'	
			25°C		35	56	μΑ
I_{DD}	V _{DD} supply current	V_{DD} = 16.5V, V_{SS} = -16.5V Logic inputs = 0V, 5V, or V_{DD}	-40°C to +85°C			65	μΑ
			–55°C to +125°C			80	μΑ
		10 51/1/	25°C		5	20	μΑ
I _{SS}	V _{SS} supply current	V_{DD} = 16.5V, V_{SS} = -16.5V Logic inputs = 0V, 5V, or V_{DD}	–40°C to +85°C			24	μΑ
			–55°C to +125°C			35	μA

When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive. When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



±15 V Dual Supply: Switching Characteristics

 V_{DD} = +15 V ± 10%, V_{SS} = -15 V ± 10%, GND = 0V (unless otherwise noted) Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V _S = 10 V	25°C		100	175	ns
ON	Turn-on time from control input	$R_L = 300 \Omega$, $C_L = 35pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			205	ns
		Time	-55°C to +125°C			225	ns
		V _S = 10 V	25°C		80	205	ns
t _{off}	Turn-off time from control input	$R_L = 300 \Omega$, $C_L = 35pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			225	ns
		Time	–55°C to +125°C			240	ns
		V _{DD} rise time = 1 μs	25°C		0.17		ms
ON (VDD)	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega, C_L = 35pF$	-40°C to +85°C		0.18		ms
	(Refer to Turn-on (VDD) Time	-55°C to +125°C		0.18		ms
t _{PD}	Propagation delay	R_L = 50 Ω , C_L = 5pF Refer to Propagation Delay	25°C		260		ps
Q_{INJ}	Charge injection	V _S = 0V, C _L = 100pF Refer to Charge Injection	25°C		60		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 0V$, $f = 100kHz$ Refer to Off Isolation	25°C		-70		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 0V$, $f = 1MHz$ Refer to Off Isolation	25°C		-50		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 0V$, $f = 100kHz$ Refer to Crosstalk	25°C		-114		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 0V$, $f = 1MHz$ Refer to Crosstalk	25°C		-93		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 0V$ Refer to Bandwidth	25°C		56		MHz
l _L	Insertion loss	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 0V$, $f = 1MHz$	25°C		-0.15		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5pF, f = 1MHz Refer to ACPSRR	25°C		-68		dB
THD+N	Total Harmonic Distortion + Noise	V_{PP} = 15 V, V_{BIAS} = 0V R_L = 10k Ω , C_L = 5pF, f = 20Hz to 20kHz Refer to THD + Noise	25°C	(0.0004		%
C _{S(OFF)}	Source off capacitance	V _S = 0V, f = 1MHz	25°C		28		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0V, f = 1MHz	25°C		45		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0V, f = 1MHz	25°C		145		pF



±20 V Dual Supply: Electrical Characteristics

 V_{DD} = +20 V ± 10%, V_{SS} = -20 V ±10%, GND = 0V (unless otherwise noted) Typical at V_{DD} = +20 V, V_{SS} = -20 V, T_A = 25°C (unless otherwise noted)

	$V_{DD} = +20 \text{ V}, V_{SS} = -20 \text{ V}, T_A = $ PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = -15 V to +15 V	25°C		1.7	2.5	Ω
R _{ON}	On-resistance	$I_D = -10 \text{mA}$	–40°C to +85°C			3	Ω
		Refer to On-Resistance	–55°C to +125°C			3.6	Ω
		V _S = -15 V to +15 V	25°C		0.1	0.18	Ω
ΔR_{ON}	On-resistance mismatch between channels	$I_D = -10 \text{mA}$	-40°C to +85°C			0.19	Ω
	Citatificis	Refer to On-Resistance	–55°C to +125°C			0.21	Ω
		V _S = -15 V to +15 V	25°C		0.3	0.6	Ω
R _{ON FLAT}	On-resistance flatness	I _S = -10mA	–40°C to +85°C			0.8	Ω
		Refer to On-Resistance	–55°C to +125°C			0.95	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0V, I _S = -10mA Refer to On-Resistance	–55°C to +125°C		0.008		Ω/°C
		V _{DD} = 22 V, V _{SS} = -22 V	25°C	-1	0.05	1	nA
lovers	Source off leakage current ⁽¹⁾	Switch state is off $V_S = +15 \text{ V} / -15 \text{ V}$	–40°C to +85°C	-4.5		4.5	nA
I _{S(OFF)}	$V_D = -15 \text{ V / + 15 V}$ Refer to Off-Leakage Curr $V_{DD} = 22 \text{ V, V}_{SS} = -22 \text{ V}$		–55°C to +125°C	-33		33	nA
		V _{DD} = 22 V, V _{SS} = -22 V	25°C	-1	0.1	1	nA
I	Drain off leakage current ⁽¹⁾	Switch state is off $V_S = +15 \text{ V} / -15 \text{ V}$	-40°C to +85°C	-4.5		4.5	nA
I _{D(OFF)}	Diam on leakage current	V _D = -15 V / + 15 V Refer to Off-Leakage Current	-55°C to +125°C	-33		33	nA
		V _{DD} = 22 V, V _{SS} = -22 V	25°C	-1	0.1	1	nA
I _{S(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = \pm 15 \text{ V}$	–40°C to +85°C	-1.5		1.5	nA
I _{D(ON)}		Refer to On-Leakage Current	–55°C to +125°C	-8		8	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		–55°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		–55°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-55°C to +125°C		0.4	1.2	μA
I _{IL}	Input leakage current		-55°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		-55°C to +125°C		3.5		pF
POWER S	SUPPLY						
			25°C		33	65	μA
I _{DD}	V _{DD} supply current	V_{DD} = 22 V, V_{SS} = -22 V Logic inputs = 0V, 5V, or V_{DD}	-40°C to +85°C			74	μA
			–55°C to +125°C			90	μA
			25°C		7	26	μA
I _{SS}	V _{SS} supply current	V_{DD} = 22 V, V_{SS} = -22 V Logic inputs = 0V, 5V, or V_{DD}	–40°C to +85°C			30	μA
		20g.0 mpato 0 v, 0 v, or v DD	–55°C to +125°C			45	μA

When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive. When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



±20 V Dual Supply: Switching Characteristics

 V_{DD} = +20 V ± 10%, V_{SS} = -20 V ±10%, GND = 0V (unless otherwise noted) Typical at V_{DD} = +20 V, V_{SS} = -20 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
		V _S = 10 V	25°C		100	185	ns	
t _{ON}	Turn-on time from control input	$R_L = 300 \Omega$, $C_L = 35pF$ Refer to Turn-on and Turn-off	-40°C to +85°C		210		ns	
		Time	-55°C to +125°C		230			
		V _S = 10 V	25°C		90	210	ns	
t _{off}	Turn-off time from control input	$R_L = 300 \Omega$, $C_L = 35pF$ Refer to Turn-on and Turn-off	–40°C to +85°C		225		ns	
		Time	–55°C to +125°C			235	ns	
		V _{DD} rise time = 1 μs	25°C		0.17		ms	
ON (VDD)	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega, C_L = 35pF$	-40°C to +85°C		0.18		ms	
	(VDD to output)	Refer to Turn-on (VDD) Time	–55°C to +125°C		0.18		ms	
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5pF$ Refer to Propagation Delay	25°C		260		ps	
Q_{INJ}	Charge injection	V _S = 0V, C _L = 100pF Refer to Charge Injection	25°C		92		рС	
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 0V$, $f = 100kHz$ Refer to Off Isolation	25°C		-70		dB	
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 0V$, $f = 1MHz$ Refer to Off Isolation	25°C		-50		dB	
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 0V$, $f = 100kHz$ Refer to Crosstalk	25°C		-112		dB	
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 0V$, $f = 1MHz$ Refer to Crosstalk	25°C		-93		dB	
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 0V$ Refer to Bandwidth	25°C		48		MHz	
lL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 0V$, $f = 1MHz$	25°C		-0.14		dB	
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5pF, f = 1MHz Refer to ACPSRR	25°C	-68			dB	
THD+N	Total Harmonic Distortion + Noise	$\begin{aligned} &V_{PP} = 20 \; V, \; V_{BIAS} = 0 V \\ &R_{L} = 10 k \Omega \;, \; C_{L} = 5 pF, \\ &f = 20 Hz \; to \; 20 kHz \\ &Refer \; to \; THD + Noise \end{aligned} \qquad 25^{\circ} C \qquad 0.0003$			%			
C _{S(OFF)}	Source off capacitance	V _S = 0V, f = 1MHz	25°C		28		pF	
C _{D(OFF)}	Drain off capacitance	V _S = 0V, f = 1MHz	25°C		45		pF	
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0V, f = 1MHz	25°C		145		pF	



44 V Single Supply: Electrical Characteristics

 V_{DD} = +44 V, V_{SS} = 0V, GND = 0V (unless otherwise noted) Typical at V_{DD} = +44 V, V_{SS} = 0V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = 0V to 40 V	25°C		2	2.4	Ω
R _{ON}	On-resistance	$I_D = -10 \text{mA}$	–40°C to +85°C			3.2	Ω
		Refer to On-Resistance	–55°C to +125°C			3.8	Ω
		$V_0 = 0 \text{V to } 40 \text{ V}$	25°C		0.1	0.18	Ω
ΔR_{ON}	On-resistance mismatch between channels	$I_D = -10 \text{mA}$	–40°C to +85°C			0.19	Ω
	ond more	ance mismatch between $\begin{aligned} &V_S = 0 \text{V to } 40 \text{ V} \\ &I_D = -10 \text{mA} \\ &\text{Refer to On-Resistance} \end{aligned}$ ance flatness $\begin{aligned} &V_S = 0 \text{V to } 40 \text{ V} \\ &I_D = -10 \text{mA} \\ &\text{Refer to On-Resistance} \end{aligned}$ ance drift $\begin{aligned} &V_S = 22 \text{ V, } I_S = -10 \text{mA} \\ &\text{Refer to On-Resistance} \end{aligned}$ $\begin{aligned} &V_D = 22 \text{ V, } I_S = -10 \text{mA} \\ &\text{Refer to On-Resistance} \end{aligned}$ $\begin{aligned} &V_D = 44 \text{ V, } V_{SS} = 0 \text{V} \\ &\text{Switch state is off} \\ &V_S = 40 \text{ V / 1V} \\ &V_D = 1 \text{ V / 40 V} \end{aligned}$ $\begin{aligned} &V_D = 44 \text{ V, } V_{SS} = 0 \text{V} \\ &\text{Switch state is off} \end{aligned}$ $\begin{aligned} &V_D = 44 \text{ V, } V_{SS} = 0 \text{V} \\ &\text{Switch state is off} \end{aligned}$ $\begin{aligned} &V_D = 44 \text{ V, } V_{SS} = 0 \text{V} \\ &\text{Switch state is off} \end{aligned}$ $\begin{aligned} &V_D = 44 \text{ V, } V_{SS} = 0 \text{V} \\ &\text{Switch state is on} \end{aligned}$ $\begin{aligned} &V_D = 44 \text{ V, } V_{SS} = 0 \text{V} \\ &\text{Switch state is on} \end{aligned}$ on leakage current $\begin{aligned} &V_D = 44 \text{ V, } V_{SS} = 0 \text{V} \\ &\text{Switch state is on} \end{aligned}$ $\begin{aligned} &V_D = 44 \text{ V, } V_{SS} = 0 \text{V} \end{aligned}$ Switch state is on $V_S = V_D = 40 \text{ V or 1V} \end{aligned}$ Refer to On-Leakage Current}	–55°C to +125°C			0.21	Ω
		$V_{c} = 0V \text{ to } 40 \text{ V}$	25°C		0.65	0.8	Ω
R _{ON FLAT}	On-resistance flatness	$I_D = -10 \text{mA}$	–40°C to +85°C			1.1	Ω
		Refer to On-Resistance	–55°C to +125°C			1.2	Ω
R _{ON DRIFT}	On-resistance drift		–55°C to +125°C		0.007		Ω/°C
			25°C	-1	0.05	1	nA
la came	Source off leakage current(1)		–40°C to +85°C	-7		7	nA
I _{S(OFF)}	Course on loakage carrents	V _D = 1V / 40 V	–55°C to +125°C	-50		50	nA
		V _{DD} = 44 V, V _{SS} = 0V	25°C	-1	0.05	1	nA
I	Drain off leakage current(1)		–40°C to +85°C	-7		7	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	V _D = 1V / 40 V	–55°C to +125°C	-50		50	nA
			25°C	-1	0.05	1	nA
I _{S(ON)}	Channel on leakage current ⁽²⁾		–40°C to +85°C	-3.5		3.5	nA
I _{D(ON)}		$\begin{array}{c} V_S = 0 \text{V to 40 V} \\ I_D = -10 \text{mA} \\ \text{Refer to On-Resistance} \\ \hline \\ V_S = 0 \text{V to 40 V} \\ I_D = -10 \text{mA} \\ \text{Refer to On-Resistance} \\ \hline \\ V_S = 22 \text{V, } I_S = -10 \text{mA} \\ \text{Refer to On-Resistance} \\ \hline \\ V_D = 22 \text{V, } I_S = -10 \text{mA} \\ \text{Refer to On-Resistance} \\ \hline \\ V_D = 44 \text{V, } V_S = 0 \text{V} \\ \text{Switch state is off} \\ V_S = 40 \text{V / 1V} \\ V_D = 1 \text{V / 40 V} \\ \text{Refer to Off-Leakage Current} \\ \hline \\ V_D = 44 \text{V, } V_S = 0 \text{V} \\ \text{Switch state is off} \\ V_S = 40 \text{V / 1V} \\ V_D = 1 \text{V / 40 V} \\ \text{Refer to Off-Leakage Current} \\ \hline \\ V_D = 44 \text{V, } V_S = 0 \text{V} \\ \text{Switch state is off} \\ V_S = 40 \text{V / 1V} \\ V_D = 1 \text{V / 40 V} \\ \text{Refer to Off-Leakage Current} \\ \hline \\ V_D = 44 \text{V, } V_S = 0 \text{V} \\ \text{Switch state is on} \\ V_S = 40 \text{V / 1V} \\ V_D = 1 \text{V / 40 V} \\ \text{Refer to Off-Leakage Current} \\ \hline \\ V_D = 44 \text{V, } V_S = 0 \text{V} \\ \text{Switch state is on} \\ V_S = V_D = 40 \text{V or 1V} \\ \text{Refer to On-Leakage Current} \\ \hline \\ \hline \\ -55^{\circ}\text{C to + 125^{\circ}\text{C}} \\ \hline \\ -55^{$			5	nA	
LOGIC IN	PUTS (SEL / EN pins)			-			
V _{IH}	Logic voltage high		–55°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-55°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		–55°C to +125°C		0.6	1.2	μΑ
I _{IL}	Input leakage current		–55°C to +125°C	-0.1	-0.005		μΑ
C _{IN}	Logic input capacitance		–55°C to +125°C		3.5		pF
POWER S	SUPPLY		·			'	
			25°C		44	79	μΑ
I_{DD}	V _{DD} supply current		-40°C to +85°C			88	μΑ
		J 15	–55°C to +125°C			105	μΑ

When V_{S} is positive, V_{D} is negative, or when V_{S} is negative, V_{D} is positive.

When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



44 V Single Supply: Switching Characteristics

 V_{DD} = +44 V, V_{SS} = 0V, GND = 0V (unless otherwise noted) Typical at V_{DD} = +44 V, V_{SS} = 0V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	P MAX	UNIT
		V _S = 18 V	25°C	80) 185	ns
t _{ON}	Turn-on time from control input	$R_L = 300 \Omega$, $C_L = 35pF$ Refer to Turn-on and Turn-off	-40°C to +85°C		205	ns
		Time	-55°C to +125°C		225	ns
		V _S = 18 V	25°C	90	205	ns
t _{OFF}	Turn-off time from control input	$R_L = 300 \Omega$, $C_L = 35pF$ Refer to Turn-on and Turn-off	-40°C to +85°C		220	ns
		Time	-55°C to +125°C		228	ns
		V _{DD} rise time = 1 μs	25°C	0.14	1	ms
t _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega, C_L = 35pF$	-40°C to +85°C	0.19	5	ms
	(Վըը to output)	Refer to Turn-on (VDD) Time	er to Turn-on (VDD) Time		5	ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5pF$ Refer to Propagation Delay	25°C	270)	ps
Q _{INJ}	Charge injection	V _S = 22 V, C _L = 100pF Refer to Charge Injection	25°C	104	1	рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 6V$, $f = 100kHz$ Refer to Off Isolation	25°C	-70)	dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 6V$, $f = 1MHz$ Refer to Off Isolation	25°C	-50)	dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 6V$, $f = 100kHz$ Refer to Crosstalk	25°C	-112	2	dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 6V$, $f = 1MHz$ Refer to Crosstalk	25°C	-93	3	dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 6V$ Refer to Bandwidth	25°C	46	5	MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 6V$, $f = 1MHz$	25°C	-0.1	5	dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5pF, f = 1MHz Refer to ACPSRR	25°C	-60	3	dB
THD+N	Total Harmonic Distortion + Noise	V_{PP} = 22 V, V_{BIAS} = 22 V R_{L} = 10k Ω , C_{L} = 5pF, f = 20Hz to 20kHz Refer to THD + Noise	AIAS = 22 V CL = 5pF, kHz 25°C 0.0003		3	%
C _{S(OFF)}	Source off capacitance	V _S = 22 V, f = 1MHz	25°C	28	3	pF
C _{D(OFF)}	Drain off capacitance	V _S = 22 V, f = 1MHz	25°C	4:	5	pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 22 V, f = 1MHz	25°C	149	5	pF



12 V Single Supply: Electrical Characteristics

 $\label{eq:vdd} \begin{array}{l} V_{DD} = +12~V \pm 10\%,~V_{SS} = 0 \text{V, GND} = 0 \text{V (unless otherwise noted)} \\ \hline \text{Typical at V}_{DD} = +12~V,~V_{SS} = 0 \text{V, T}_{A} = 25 ^{\circ}\text{C} \quad \text{(unless otherwise noted)} \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V ₀ = 0V to 10 V	25°C		2.8	5.4	Ω
R _{ON}	On-resistance	$I_D = -10 \text{mA}$	-40°C to +85°C			6.8	Ω
		Refer to On-Resistance	–55°C to +125°C			7.4	Ω
		$V_0 = 0V \text{ to } 10 \text{ V}$	25°C		0.13	0.21	Ω
ΔR_{ON}	On-resistance mismatch between channels	$I_D = -10 \text{mA}$	–40°C to +85°C			0.23	Ω
	Originiolo	Refer to On-Resistance	–55°C to +125°C			0.25	Ω
		$V_{c} = 0V \text{ to } 10 \text{ V}$	25°C		1	1.7	Ω
R _{ON FLAT}	On-resistance flatness	$I_S = -10 \text{mA}$	–40°C to +85°C			1.9	Ω
		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	Ω			
R _{ON DRIFT}	On-resistance drift		–55°C to +125°C		0.015		Ω/°C
			25°C	-0.25	0.01	0.25	nA
lovore:	Source off leakage current ⁽¹⁾		–40°C to +85°C	-2		2	nA
I _{S(OFF)}	Source on loanage carrons	V _D = 1V / 10 V	–55°C to +125°C	-16		16	nA
		V _{DD} = 13.2V, V _{SS} = 0V	25°C	-0.25	0.05	0.25	nA
Drain off leakage o	Drain off leakage current ⁽¹⁾		–40°C to +85°C	-2		2	nA
'D(OFF)	Drain oπ leakage current	V _D = 1V / 10 V	–55°C to +125°C	-16		16	nA
			25°C	-0.5	0.05	0.5	nA
I _{S(ON)}	Channel on leakage current ⁽²⁾		–40°C to +85°C	-1		1	nA
I _{D(ON)}			–55°C to +125°C	-3		3	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		-55°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		–55°C to +125°C	0		8.0	V
I _{IH}	Input leakage current		–55°C to +125°C		0.4	1.2	μA
I _{IL}	Input leakage current		–55°C to +125°C	-0.1	-0.005		μA
C _{IN}	Logic input capacitance		–55°C to +125°C		3.5		pF
POWER S	SUPPLY						
		10.0)/ \	25°C		30	44	μΑ
I_{DD}	V _{DD} supply current	V_{DD} = 13.2V, V_{SS} = 0V Logic inputs = 0V, 5V, or V_{DD}	–40°C to +85°C			52	μΑ
		טטיייייי	–55°C to +125°C			62	μA

When V_{S} is positive, V_{D} is negative, or when V_{S} is negative, V_{D} is positive.

When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.




12 V Single Supply: Switching Characteristics

 $V_{DD} = +12 \text{ V} \pm 10\%, \ V_{SS} = 0 \text{V}, \ \text{GND} = 0 \text{V} \ \text{(unless otherwise noted)}$ $\text{Typical at V}_{DD} = +12 \text{ V}, \ V_{SS} = 0 \text{V}, \ T_A = 25 ^{\circ}\text{C} \ \text{(unless otherwise noted)}$


	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 8V	25°C		170	225	ns
t _{ON}	Turn-on time from control input	$R_L = 300 \Omega$, $C_L = 35pF$ Refer to Turn-on and Turn-off	-40°C to +85°C		276		ns
		Time	-55°C to +125°C			315	ns
		V _S = 8V	25°C		75	248	ns
t _{OFF}	Turn-off time from control input	$R_L = 300 \Omega$, $C_L = 35pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			285	ns
		Time	–55°C to +125°C			310	ns
		V _{DD} rise time = 1 μs	25°C		0.17		ms
t _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega$, $C_L = 35pF$ —40°C to +85°C 0.		0.18		ms	
	(DD to carpar)	Refer to Turn-on (VDD) Time	–55°C to +125°C		0.18		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5pF$ Refer to Propagation Delay	25°C		270		ps
Q _{INJ}	Charge injection	V _S = 6V, C _L = 100pF Refer to Charge Injection	25°C		12		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 6V$, $f = 100kHz$ Refer to Off Isolation	25°C		-70		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 6V$, $f = 1MHz$ Refer to Off Isolation	25°C		-50		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 6V$, $f = 100kHz$ Refer to Crosstalk	25°C		-112		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 6V$, $f = 1MHz$ Refer to Crosstalk	25°C		-93		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 6V$ Refer to Bandwidth	25°C		125		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5pF$ $V_S = 6V$, $f = 1MHz$	25°C		-0.25		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5pF, f = 1MHz Refer to ACPSRR	25°C		-70		dB
THD+N	Total Harmonic Distortion + Noise	V_{PP} = 6V, V_{BIAS} = 6V R_L = 10k Ω , C_L = 5pF, f = 20Hz to 20kHz Refer to THD + Noise	25°C	0.001			%
C _{S(OFF)}	Source off capacitance	V _S = 6V, f = 1MHz	25°C		35		pF
C _{D(OFF)}	Drain off capacitance	V _S = 6V, f = 1MHz	25°C		50		pF
C _{S(ON)} , C _{D(ON)}	On capacitance	V _S = 6V, f = 1MHz	25°C		145		pF




6.6 Typical Characteristics





















7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. Figure 7-1 shows the measurement setup used to measure R_{ON} . Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$:




Figure 7-1. On-Resistance Measurement Setup

7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current.
- 2. Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

Figure 7-2 shows the setup used to measure both off-leakage currents.




Figure 7-2. Off-Leakage Measurement Setup



7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol I_{S(ON)}.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. Figure 7-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




Figure 7-3. On-Leakage Measurement Setup

7.4 t_{ON} and t_{OFF} Time

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-4 shows the setup used to measure turn-on time, denoted by the symbol $t_{\rm ON}$.

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-4 shows the setup used to measure turn-off time, denoted by the symbol t_{OFF} .




Figure 7-4. Turn-On and Turn-Off Time Measurement Setup

Submit Document Feedback

7.5 t_{ON (VDD)} Time

The $t_{ON\ (VDD)}$ time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. Figure 7-5 shows the setup used to measure turn on time, denoted by the symbol $t_{ON\ (VDD)}$.




Figure 7-5. t_{ON (VDD)} Time Measurement Setup

7.6 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. Figure 7-6 shows the setup used to measure propagation delay, denoted by the symbol t_{PD} .




Figure 7-6. Propagation Delay Measurement Setup



7.7 Charge Injection

The TMUX7212M devices have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C . Figure 7-7 shows the setup used to measure charge injection from source (Sx) to drain (Dx).




Figure 7-7. Charge-Injection Measurement Setup

7.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance, Z_0 , for the measurement is 50 Ω . Figure 7-8 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




Figure 7-8. Off Isolation Measurement Setup

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

7.9 Channel-to-Channel Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (Dx) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. The characteristic impedance, Z_0 , for the measurement is 50 Ω . Figure 7-9 shows the setup used to measure, and the equation used to compute crosstalk.




Figure 7-9. Channel-to-Channel Crosstalk Measurement Setup

7.10 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. The characteristic impedance, Z_0 , for the measurement is 50 Ω . Figure 7-10 shows the setup used to measure bandwidth.




Figure 7-10. Bandwidth Measurement Setup



7.11 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.




Figure 7-11. THD + N Measurement Setup

7.12 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 100 mV $_{\rm PP}$. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the AC PSRR.




Figure 7-12. AC PSRR Measurement Setup

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




8 Detailed Description

8.1 Overview

The TMUX7212M is a 1:1 (SPST), 4-channel switch. The device has four independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX7212M conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for TMUX7212M ranges from V_{SS} to V_{DD}.

8.3.3 1.8V Logic Compatible Inputs

The TMUX7212M device has 1.8V logic compatible control for all logic control inputs. 1.8V logic level inputs allows the TMUX7212M to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and bill of material cost. For more information on 1.8V logic implementations refer to Simplifying Design with 1.8V logic Muxes and Switches.

8.3.4 Integrated Pull-Down Resistor on Logic Pins

The TMUX7212M has internal weak pull-down resistors to GND to ensure the logic pins are not left floating. The value of this pull-down resistor is approximately $4M\Omega$, but is clamped to about 1 μ A at higher voltages. This feature integrates up to four external components and reduces system size and cost.

8.3.5 Fail-Safe Logic

The TMUX7212M supports Fail-Safe Logic on the control input pins (SEL1, SEL2, SEL3, and SEL4) allowing for operation up to 44 V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX7212M to be ramped to 44 V while V_{DD} and V_{SS} = 0V. The logic control inputs are protected against positive faults of up to 44 V in powered-off condition, but do not offer protection against negative overvoltage conditions.

8.3.6 Latch-Up Immune

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The latch-up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX7212M family of devices are constructed on silicon on insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX7212M family of switches and multiplexers to be used in harsh environments. For more information on latch-up immunity refer to Using Latch Up Immune Multiplexers to Help Improve System Reliability.

8.3.7 Ultra-Low Charge Injection

Figure 8-1 shows how the TMUX7212M devices have a transmission gate topology. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




Figure 8-1. Transmission Gate Topology

The TMUX7212M contains specialized architecture to reduce charge injection on the Drain (Dx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the Source (Sx). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the Source (Sx) instead of the Drain (Dx). As a general rule, Cp should be 20x larger than the equivalent load capacitance on the Drain (Dx). Figure 8-2 shows charge injection variation with different compensation capacitors on the Source side. This plot was captured on the TMUX7219M as part of the TMUX72xx family with a 100 pF load capacitance.




Figure 8-2. Charge Injection Compensation

Product Folder Links: TMUX7212M

8.4 Device Functional Modes

The TMUX7212M device has four independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin. The control pins can be as high as 44 V.

The TMUX7212M devices can operate without any external components except for the supply decoupling capacitors. The SELx pins have internal pull-down resistors of $4M\Omega$. If unused, then the SELx pin must be tied to GND for the device to not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx or Dx) should be connected to GND.

8.5 Truth Tables

Table 8-1 shows the truth tables for the TMUX7212M.

Table 8-1. TMUX7212M Truth Table

SEL x ⁽¹⁾	CHANNEL x
0	Channel x OFF
1	Channel x ON

(1) x denotes 1, 2, 3, or 4 for the corresponding channel.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TMUX7212M is part of the precision switches and multiplexers family of devices. These devices operate with dual supplies (± 4.5 V to ± 22 V), a single supply (4.5V to 44 V), or asymmetric supplies (such as $V_{DD} = 12$ V, $V_{SS} = -30$ V), and offer true rail-to-rail input and output. The TMUX7212M offers low R_{ON} , low on and off leakage currents and ultra-low charge injection performance. These features makes the TMUX7212M a family of precision, robust, high-performance analog multiplexer for high-voltage, automotive applications.

9.2 Typical Application – Switched Gain Amplifier

Switches and multiplexers are commonly used in the feedback path of amplifier circuits to provide configurable gain control. By using various resistor values on each switch path the TMUX7212M allows the system to have multiple gain settings. An external resistor, or utilizing 1 channel always being closed, ensures the amplifier is not operating in an open loop configuration. The leakage current, On-Resistance, and charge injection performance of the TMUX7212M are key specifications to evaluate when selecting a device for gain control.




Figure 9-1. Switching Gain Settings

9.3 Design Requirements

For this design example, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters

PARAMETERS	VALUES
Supply (V _{DD})	15 V
Supply (V _{SS})	- 15 V
Input / Output signal range	-15 V to 15 V (Rail-to-Rail)
Control logic thresholds	1.8V compatible

Product Folder Links: TMUX7212M



9.4 Detailed Design Procedure

The TMUX7212M device can be operated without any external components except for the supply decoupling capacitors. All inputs signals passing through the switch must fall within the recommended operating conditions of the TMUX7212M including signal range and continuous current. For this design example, with a supply of +15 V and -15V, the signals can range from +15 V to -15V when the device is powered. The maximum continuous current can be 220mA.

The application shown in *Switching Gain Settings* demonstrates how to use the TMUX7212M to control the feedback gain of a precision op-amp. This feedback design can very sensitive to induced voltage and current offsets. The TMUX7212M has a typical On-leakage current of 100 pA which would lead to an accuracy well within 1% of a full scale 1 µA signal, thus minimizing errors from current offsets. The low On-Resistance of the TMUX7212M leads to a low error in the feedback resistance and resulting gain. This additionally minimizes any voltage offsets.

9.5 Power Supply Recommendations

The TMUX7212M device operates across a wide supply range of ± 4.5 V to ± 22 V (4.5V to 44 V in single-supply mode). The device also perform well with asymmetrical supplies such as $V_{DD} = 12$ V and $V_{SS} = -5$ V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from $0.1\mu\text{F}$ to $10\mu\text{F}$ at both the V_{DD} and V_{SS} pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.



9.6 Layout

9.6.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 9-2 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 9-2. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Some key considerations are:

- For reliable operation, connect a decoupling capacitor ranging from 0.1μF to 10μF between VDD/VSS and GND. We recommend a 0.1μF and 1μF capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
 possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

9.6.2 Layout Example




Figure 9-3. TMUX7212M Layout Example

Product Folder Links: TMUX7212M



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

- Texas Instruments, Using Latch Up Immune Multiplexers to Help Improve System Reliability application note
- · Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- Texas Instruments, Sample & Hold Glitch Reduction for Precision Outputs Reference Design reference guide
- Texas Instruments, Simplifying Design with 1.8V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application note
- Texas Instruments, *True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit* application note
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application note

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

DATE	REVISION	NOTES
January 2024	*	Initial Release

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TMUX7212MPWR	Active	Production	TSSOP (PW) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	X212
TMUX7212MPWR.B	Active	Production	TSSOP (PW) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	X212

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7212MPWR	TSSOP	PW	16	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025




*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TMUX7212MPWR	TSSOP	PW	16	2500	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025