




# STEREO 2.6-W AUDIO POWER AMPLIFIER WITH FOUR SELECTABLE GAIN SETTINGS AND MUX CONTROL

### **FEATURES**

- Compatible With PC 99 Desktop Line-Out Into 10-kΩ Load
- Internal Gain Control, Which Eliminates External Gain-Setting Resistors
- 2.6-W/Ch Output Power Into 3- $\Omega$  Load
- Input MUX Select Terminal
- PC-Beep Input
- Depop Circuitry
- Stereo Input MUX
- Fully Differential Input
- Low Supply Current and Shutdown Current
- Surface-Mount Power Packaging 24-Pin TSSOP PowerPAD™



### **DESCRIPTION**

The TPA0212 is a stereo audio power amplifier in a 24-pin TSSOP thermally enhanced package capable of delivering 2.6 W of continuous RMS power per channel into  $3-\Omega$  loads. This device minimizes the number of external components needed, simplifying the design, and freeing up board space for other features. When driving 1 W into 8- $\Omega$  speakers, the TPA0212 has less than 0.65% THD+N across its specified frequency range.

Included within this device is integrated depop circuitry that virtually eliminates transients that cause noise in the speakers.

Amplifier gain is internally configured and controlled by way of two terminals (GAIN0 and GAIN1). BTL gain settings of 2, 6, 12, and 24 V/V are provided, while SE gain is always configured as 1 V/V for headphone drive. An internal input MUX allows two sets of stereo inputs to the amplifier. The HP/LINE terminal allows the user to select which MUX input is active regardless of whether the amplifier is in SE or BTL mode. In notebook applications, where internal speakers are driven as BTL and the line outputs (often headphone drive) are required to be SE, the TPA0212 automatically switches into SE mode when the SE/BTL input is activated, and this reduces the gain to 1 V/V.

The TPA0212 consumes only 6 mA of supply current during normal operation. A miserly shutdown mode reduces the supply current to 150  $\mu$ A.

The PowerPAD package (PWP) delivers a level of thermal performance that was previously achievable only in TO-220-type packages. Thermal impedances of approximately 35°C/W are readily realized in multilayer PCB applications. This allows the TPA0212 to operate at full power into  $8-\Omega$  loads at an ambient temperature of 85°C.

#### **AVAILABLE OPTIONS**

| <b>T</b>      | PACKAGED DEVICE |  |
|---------------|-----------------|--|
| I'A           | TSSOP (PWP)(1)  |  |
| -40°C to 85°C | TPA0212PWP      |  |

The PWP package is available taped and reeled. To order a taped and reeled part, add the suffix R
to the part number (e.g., TPA0212PWPR).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **FUNCTIONAL BLOCK DIAGRAM**





### **TERMINAL FUNCTIONS**

| TERMINAL        |                  |     |   |  |  |
|-----------------|------------------|-----|---|--|--|
| NAME            | NO.              | I/O | DESCRIPTION   |  |  |
| BYPASS          | 11               |     | Tap to voltage divider for internal mid-supply bias generator   |  |  |
| GAIN0           | 2                | I   | Bit 0 of gain control   |  |  |
| GAIN1           | 3                | I   | Bit 1 of gain control   |  |  |
| GND             | 1, 12,<br>13, 24 |     | Ground connection for circuitry. Connected to the thermal pad.  |  |  |
| LHPIN           | 6                | ı   | Left-channel headphone input, selected when SE/BTL is held high   |  |  |
| LIN             | 10               | I   | Common left input for fully differential input. AC ground for single-ended inputs.  |  |  |
| LLINEIN         | 5                | I   | Left-channel line input, selected when SE/BTL is held low   |  |  |
| LOUT+           | 4                | 0   | Left-channel positive output in BTL mode and positive output in SE mode   |  |  |
| LOUT-           | 9                | 0   | Left-channel negative output in BTL mode and high-impedance in SE mode  |  |  |
| PC-BEEP         | 14               | I   | The input for PC-Beep mode. PC-BEEP is enabled when a > 1.5-V (peak-to-peak) square wave is input to PC-BEEP.   |  |  |
| HP/LINE         | 17               | I   | HP/LINE is the input MUX control input. When the HP/LINE terminal is held high, the headphone inputs (LHPIN or RHPIN [6, 20]) are active. When the HP/LINE terminal is held low, the line inputs (LLINEIN or RLINEIN [5, 23]) are active. |  |  |
| $PV_{DD}$       | 7, 18            | I   | Power supply for output stage   |  |  |
| RHPIN           | 20               | I   | Right-channel headphone input, selected when SE/BTL is held high  |  |  |
| RIN             | 8                | I   | Common right input for fully differential input. AC ground for single-ended inputs.   |  |  |
| RLINEIN         | 23               | I   | Right-channel line input, selected when SE/BTL is held low  |  |  |
| ROUT+           | 21               | 0   | Right-channel positive output in BTL mode and positive output in SE mode  |  |  |
| ROUT-           | 16               | 0   | Right-channel negative output in BTL mode and high-impedance in SE mode   |  |  |
| SHUTDOWN        | 22               | ı   | Places entire IC in shutdown mode when held low, except PC-BEEP remains active  |  |  |
| SE/BTL          | 15               | ı   | Hold SE/BTL low for BTL mode and hold high for SE mode.   |  |  |
| V <sub>DD</sub> | 19               | I   | Analog $V_{DD}$ input supply. This terminal needs to be isolated from $PV_{DD}$ to achieve highest performance.   |  |  |
| ThermalPAD      |                  |     | Connect to ground. Must be soldered down in all applications to properly secure the device on the PC board.   |  |  |

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

|                  |  | UNIT  |
|------------------|--|---|
| $V_{DD}$         | Supply voltage   | 6 V   |
| V <sub>I</sub>   | Input voltage  | -0.3 V to $V_{DD}$ +0.3 V                         |
|                  | Continuous total power dissipation                           | Internally limited (see Dissipation Rating Table) |
| T <sub>A</sub>   | Operating free-air temperature range                         | -40°C to 85°C                                     |
| T <sub>J</sub>   | Operating junction temperature range,                        | -40°C to 150°C                                    |
| T <sub>stg</sub> | Storage temperature range                                    | -65°C to 85°C                                     |
|                  | Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C   |

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



#### **DISSIPATION RATING TABLE**

| PACKAGE | T <sub>A</sub> ≤ 25°C | DERATING FACTOR | T <sub>A</sub> = 70°C | T <sub>A</sub> = 85°C |
|---------|-----------------------|-----------------|-----------------------|-----------------------|
| PWP     | 2.7 W <sup>(1)</sup>  | 21.8 mW/°C      | 1.7 W                 | 1.4 W                 |

<sup>(1)</sup> Please see the Texas Instruments document, PowerPAD Thermally Enhanced Package Application Report (literature number SLMA002), for more information on the PowerPAD package. The thermal data was measured on a PCB layout based on the information in the section entitled Texas Instruments Recommended Board for PowerPAD of the before mentioned document.

### RECOMMENDED OPERATING CONDITIONS

|  |   |                       | MIN | MAX                   | UNIT |
|--|---|-----------------------|-----|-----------------------|------|
| $V_{DD}$                                 | Supply voltage                          |                       | 4.5 | 5.5                   | V    |
| V <sub>IH</sub> High-level input voltage | SE/BTL, HP/LINE, GAIN0, GAIN1           | 0.8 x V <sub>DD</sub> |     | V                     |      |
|  | nigh-level input voltage                | SHUTDOWN              | 2   |                       | V    |
|  |   | SE/BTL, HP/LINE       |     | 0.6 x V <sub>DD</sub> |      |
| $V_{IL}$                                 | V <sub>IL</sub> Low-level input voltage | GAIN0, GAIN1          |     | 0.4 x V <sub>DD</sub> | V    |
|  |   | SHUTDOWN              |     | 0.8                   |      |
| T <sub>A</sub>                           | Operating free-air temperature          |                       | -40 | 85                    | °C   |

### **ELECTRICAL CHARACTERISTICS**

at specified free-air temperature,  $V_{DD}$  = 5 V,  $T_A$  = 25°C (unless otherwise noted)

|                     | PARAMETER                                       | TEST CONDITIONS                          | MIN | TYP | MAX | UNIT |
|---------------------|---|--|-----|-----|-----|------|
| $ V_{OO} $          | Output offset voltage (measured differentially) | $V_I = 0 A_v = 2 V/V$                    |     |     | 25  | mV   |
| PSRR                | Power supply rejection ratio                    | V <sub>DD</sub> = 4.5 V to 5.5 V         |     | 77  |     | dB   |
| I <sub>IH</sub>     | High-level input current                        | $V_{DD} = 5.5 \text{ V}, V_{I} = V_{DD}$ |     |     | 900 | nA   |
| $ I_{1L} $          | Low-level input current                         | $V_{DD} = 5.5 \ V \ V_{I} = 0 \ V$       |     |     | 900 | nA   |
|                     | Supply gurrent                                  | BTL mode                                 |     | 6   | 8   | A    |
| IDD                 | Supply current                                  | SE mode                                  |     | 3   | 4   | mA   |
| I <sub>DD(SD)</sub> | Supply current, shutdown mode                   |  |     | 150 | 300 | μΑ   |

### **OPERATING CHARACTERISTICS**

 $\rm V_{DD}$  = 5 V,  $\rm T_A$  = 25°C,  $\rm R_L$  = 8  $\Omega$  ,  $\rm Gain$  = 2 V/V, BTL mode

|                             | PARAMETER                            | TEST C   | ONDITIONS           | MIN TYP   | MAX | UNIT              |
|-----------------------------|--------------------------------------|--|---------------------|-----------|-----|-------------------|
| D                           | Outrat a succession                  | D 20   | THD + $N = 10\%$ ,  | 2.6       |     | W                 |
| P <sub>O</sub> Output power | $R_L = 3 \Omega$                     | THD + N = 1%                                     | 2.05                |           | VV  |                   |
| THD + N                     | Total harmonic distortion plus noise | P <sub>O</sub> = 1 W,                            | f = 20 Hz to 15 kHz | 0.65%     |     |                   |
| B <sub>OM</sub>             | Maximum output power bandwidth       | THD = 5%   |                     | >15       |     | kHz               |
|                             | Supply ripple rejection ratio        | f = 1  kHz,<br>$C_{(BYP)} = 0.47 \mu F$          | BTL mode            | 72        |     | dB                |
| SNR                         | Signal-to-noise ratio                |  |                     | 105       |     | dB                |
|                             | Niciae autout valtage                | $C_{(BVP)} = 0.47  \mu F$                        | BTL mode            | 20        |     | \/                |
| V <sub>n</sub>              | Noise output voltage                 | $C_{(BYP)} = 0.47 \mu F,$<br>f = 20 Hz to 20 kHz | SE mode             | 18        |     | μV <sub>RMS</sub> |
| Zi                          | Input impedance                      |  |                     | See Table | 1   |                   |




### **TYPICAL CHARACTERISTICS**

### **TABLE OF GRAPHS**

|                |                                      |                        | FIGURE                        |
|----------------|--------------------------------------|------------------------|-------------------------------|
|                |                                      | vs Output power        | 1, 4-7, 10-13,<br>16-19, 21   |
| THD+N          | Total harmonic distortion plus noise | vs Frequency           | 2, 3, 8, 9, 14,<br>15, 20, 22 |
|                |                                      | vs Output voltage      | 23                            |
| V <sub>n</sub> | Output noise voltage                 | vs Bandwidth           | 24                            |
|                | Supply ripple rejection ratio        | vs Frequency           | 25, 26                        |
|                | Crosstalk                            | vs Frequency           | 27-29                         |
|                | Shutdown attenuation                 | vs Frequency           | 30                            |
| SNR            | Signal-to-noise ratio                | vs Frequency           | 31                            |
|                | Closed-loop response                 |                        | 32-35                         |
| Po             | Output power                         | vs Load resistance     | 36, 37                        |
| В              | Dower discination                    | vs Output power        | 38, 39                        |
| $P_{D}$        | Power dissipation                    | vs Ambient temperature | 40                            |

### TOTAL HARMONIC DISTORTION PLUS NOISE



# TOTAL HARMONIC DISTORTION PLUS NOISE vs




Figure 2.



### TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY




Figure 3.

### TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 4.

### TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 5.

### TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 6.



### TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 7.

# TOTAL HARMONIC DISTORTION PLUS NOISE VS FREQUENCY




Figure 9.

# TOTAL HARMONIC DISTORTION PLUS NOISE VS FREQUENCY




Figure 8.

# TOTAL HARMONIC DISTORTION PLUS NOISE VS OUTPUT POWER






Figure 10.



### TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




# TOTAL HARMONIC DISTORTION PLUS NOISE



#### Figure 13.

### TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER



### TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY





Figure 14.



### TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY



#### Figure 15.

# TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 17.

# TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 16.

# TOTAL HARMONIC DISTORTION PLUS NOISE VS OUTPUT POWER





Figure 18.



# TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER



#### Figure 19.

# TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 21.

# TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY




Figure 20.

# TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY





Figure 22.



### TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT VOLTAGE



V<sub>O</sub> – Output Voltage – V<sub>RMS</sub>

Figure 23.

# SUPPLY RIPPLE REJECTION RATIO VS FREQUENCY




Figure 25.

# OUTPUT NOISE VOLTAGE VS BANDWIDTH




Figure 24.

# SUPPLY RIPPLE REJECTION RATIO VS FREQUENCY






Figure 26.









































## POWER DISSIPATION vs AMBIENT TEMPERATURE




Figure 40.



### THERMAL INFORMATION

The thermally enhanced PWP package is based on the 24-pin TSSOP, but includes a thermal pad (see Figure 41) to provide an effective thermal contact between the IC and the PWB.

Traditionally, surface mount and power have been mutually exclusive terms. A variety of scaled-down TO-220-type packages have leads formed as gull wings to make them applicable for surface-mount applications. These packages, however, have only two shortcomings: they do not address the low profile (< 2 mm) requirements of many of today's advanced systems, and they do not offer a terminal-count high enough to accommodate increasing integration. On the other hand, traditional low-power surface-mount packages require power-dissipation derating that severely limits the usable range of many high-performance analog circuits.

The PowerPAD package (thermally enhanced TSSOP) combines fine-pitch surface-mount technology with thermal performance comparable to much larger power packages.

The PowerPAD package is designed to optimize the heat transfer to the PWB. Because of the small size and limited mass of a TSSOP package, thermal enhancement is achieved by improving the thermal conduction paths that remove heat from the component. The thermal pad is formed using a patented lead-frame design and manufacturing technique to provide a direct connection to the heat-generating IC. When this pad is soldered or otherwise thermally coupled to an external heat dissipator, high power dissipation in the ultrathin, fine-pitch, surface-mount package can be reliably achieved.





Figure 41. Views of Thermally Enhanced PWP Package



### **APPLICATION INFORMATION**

### **SELECTION OF COMPONENTS**

Figure 42 and Figure 43 are schematic diagrams of typical notebook computer application circuits.




A. A 0.1-μF ceramic capacitor should be placed as close as possible to the IC. For filtering lower-frequency noise signals, a larger electrolytic capacitor of 10 μF or greater should be placed near the audio power amplifier.

Figure 42. Typical TPA0212 Application Circuit Using Single-Ended Inputs and Input MUX



### **APPLICATION INFORMATION (continued)**



A. A 0.1-µF ceramic capacitor should be placed as close as possible to the IC. For filtering lower-frequency noise signals, a larger electrolytic capacitor of 10 µF or greater should be placed near the audio power amplifier.

Figure 43. Typical TPA0212 Application Circuit Using Differential Inputs



### **GAIN SETTING VIA GAIN0 AND GAIN1 INPUTS**

The gain of the TPA0212 is set by two input terminals, GAIN0 and GAIN1.

**Table 1. GAIN SETTINGS** 


| GAIN0 | GAIN1 | SE/BTL | A <sub>V</sub> |
|-------|-------|--------|----------------|
| 0     | 0     | 0      | 2 V/V          |
| 0     | 1     | 0      | 6 V/V          |
| 1     | 0     | 0      | 12 V/V         |
| 1     | 1     | 0      | 24 V/V         |
| Х     | Х     | 1      | 1 V/V          |

The gains listed in Table 1 are realized by changing the taps on the input resistors inside the amplifier. This causes the input impedance,  $Z_i$ , to be dependant on the gain setting. The actual gain settings are controlled by ratios of resistors; so, the actual gain distribution from part-to-part is quite good. However, the input impedance shifts by 30% due to shifts in the actual resistance of the input impedance.

For design purposes, the input network (discussed in the next section) should be designed assuming an input impedance of 10 k $\Omega$ , which is the absolute minimum input impedance of the TPA0212. At the higher gain settings, the input impedance could increase as high as 115 k $\Omega$ .

#### **INPUT RESISTANCE**

Each gain setting is achieved by varying the input resistance of the amplifier, which can range from its smallest value to over 6 times that value. As a result, if a single capacitor is used in the input high-pass filter, the -3 dB or cutoff frequency also changes by over 6 times. If an additional resistor is connected from the input pin of the amplifier to ground, as shown in the following figure, the variation of the cutoff frequency is much reduced.



The typical input impedance at each gain setting is given in the table below:

| A <sub>v</sub> | Z <sub>i</sub> |
|----------------|----------------|
| 24 V/V         | 14 kΩ          |
| 12 V/V         | 26 kΩ          |
| 6 V/V          | 45.5 kΩ        |
| 2 V/V          | 91 kΩ          |

The -3-dB frequency can be calculated using Equation 1:

$$f_{-3 \text{ dB}} = \frac{1}{2\pi \, \text{C}\left(\text{R} \parallel \text{R}_{\text{i}}\right)} \tag{1}$$


If the filter must be more accurate, the value of the capacitor should be increased while the value of the resistor to ground should be decreased. In addition, the order of the filter could be increased.



### INPUT CAPACITOR, C.

In the typical application, an input capacitor,  $C_i$ , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_i$  and the input impedance of the amplifier,  $Z_i$ , form a high-pass filter with the corner frequency determined in Equation 2.

 $f_{c(highpass)} = \frac{1}{2\pi Z_i C_i}$ 



(2)

The value of  $C_i$  is important to consider as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where  $Z_i$  is 26 k $\Omega$  and the specification calls for a flat bass response down to 65 Hz. Equation 2 is reconfigured as Equation 3.

$$C_{i} = \frac{1}{2\pi Z_{i} f_{c}} \tag{3}$$

In this example,  $C_i$  is 94 nF; so, one would likely choose a value in the range of 0.1  $\mu$ F to 1  $\mu$ F. A further consideration for this capacitor is the leakage path from the input source through the input network ( $C_i$ ) and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high-gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at  $V_{DD}/2$ , which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application.

### POWER SUPPLY DECOUPLING, C(S)

The TPA0212 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1  $\mu$ F placed as close as possible to the device  $V_{DD}$  lead, works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10  $\mu$ F or greater placed near the audio power amplifier is recommended.

### MIDRAIL BYPASS CAPACITOR, C(BYP)

The midrail bypass capacitor,  $C_{(BYP)}$ , is the most critical capacitor and serves several important functions. During start-up or recovery from shutdown mode,  $C_{(BYP)}$  determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier, which appears as degraded PSRR and THD+N.


Bypass capacitor,  $C_{(BYP)}$ , values of 0.47  $\mu F$  to 1  $\mu F$  ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.



### OUTPUT COUPLING CAPACITOR, C(C)

In the typical single-supply SE configuration, an output coupling capacitor  $(C_{(C)})$  is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by Equation 4.

$$f_{c(high)} = \frac{1}{2\pi R_L C_{(C)}}$$



(4)

The main disadvantage, from a performance standpoint, is the load impedances are typically small, which drives the low-frequency corner higher, degrading the bass response. Large values of  $C_{(C)}$  are required to pass low frequencies into the load. Consider the example where a  $C_{(C)}$  of 330  $\mu F$  is chosen and loads vary from 3  $\Omega$ , 4  $\Omega$ , 8  $\Omega$ , 32  $\Omega$ , 10  $k\Omega$ , and 47  $k\Omega$ . Table 2 summarizes the frequency response characteristics of each configuration.

Table 2. COMMON LOAD IMPEDANCES VS LOW FREQUENCY OUTPUT CHARACTERISTICS IN SE MODE

| $R_L(\Omega)$ | C <sub>(C)</sub> (μF) | LOWEST FREQUENCY (Hz) |
|---------------|-----------------------|-----------------------|
| 3             | 330                   | 161                   |
| 4             | 330 120               |                       |
| 8             | 330                   | 60                    |
| 32            | 330                   | 15                    |
| 10,000        | 330                   | 0.05                  |
| 47,000        | 330                   | 0.01                  |

As Table 2 indicates, most of the bass response is attenuated into a 4- $\Omega$  load, an 8- $\Omega$  load is adequate, headphone response is good, and drive into line level inputs (a home stereo for example) is exceptional.

### **USING LOW-ESR CAPACITORS**

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

#### BRIDGE-TIED LOAD VERSUS SINGLE-ENDED MODE

Figure 44 shows a Class-AB audio power amplifier (APA) in a BTL configuration. The TPA0212 BTL amplifier consists of two Class-AB amplifiers driving both ends of the load. There are several potential benefits to this differential drive configuration, but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage swing on the load as compared to a ground referenced load. Plugging  $2 \times V_{O(PP)}$  into the power equation, where voltage is squared, yields  $4 \times$  the output power from the same supply rail and load impedance (see Equation 5).

(5)



$$V_{(rms)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$

$$Power = \frac{V_{(rms)}^{2}}{R}$$




Figure 44. Bridge-Tied Load Configuration

In a typical computer sound channel operating at 5 V, bridging raises the power into an 8- $\Omega$  speaker from a singled-ended (SE, ground reference) limit of 250 mW to 1 W. In sound power that is a 6-dB improvement — which is loudness that can be heard. In addition to increased power there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 45. A coupling capacitor is required to block the dc offset voltage from reaching the load. These capacitors can be quite large (approximately 33  $\mu$ F to 1000  $\mu$ F); so, they tend to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system. This frequency-limiting effect is due to the high-pass filter network created with the speaker impedance and the coupling capacitance and is calculated with Equation 6.

$$f_{C} = \frac{1}{2\pi R_{L} C_{(C)}} \tag{6}$$

For example, a  $68-\mu F$  capacitor with an  $8-\Omega$  speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.






Figure 45. Single-Ended Configuration and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces 4× the output power of the SE configuration. Internal dissipation versus output power is discussed further in the *Crest Factor and Thermal Considerations* Section.

#### SINGLE-ENDED OPERATION

In SE mode (see Figure 44 and Figure 45), the load is driven from the primary amplifier output for each channel (OUT+, terminals 21 and 4).

The amplifier switches single-ended operation when the SE/BTL terminal is held high. This puts the negative outputs in a high-impedance state, and reduces the amplifier's gain to 1 V/V.

#### **BTL AMPLIFIER EFFICIENCY**

Class-AB amplifiers are notoriously inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sine-wave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from  $V_{DD}$ . The internal voltage drop multiplied by the RMS value of the supply current,  $I_{DD}$ rms, determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 46).




Figure 46. Voltage and Current Waveforms for BTL Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.



Efficiency of a BTL amplifier = 
$$\frac{P_L}{P_{SUP}}$$

Where:

$$P_L = \frac{V_L rms^2}{R_I}$$
, and  $V_{LRMS} = \frac{V_P}{\sqrt{2}}$ , therefore,  $P_L = \frac{V_P^2}{2R_I}$ 

and 
$$P_{SUP} = V_{DD}I_{DD}$$
 avg and  $I_{DD}$  avg  $= \frac{1}{\pi}\int_{0}^{\pi} \frac{V_{P}}{R_{L}} \sin(t) dt = -\frac{1}{\pi} \times \frac{V_{P}}{R_{L}} \left[\cos(t)\right]_{0}^{\pi} = \frac{2V_{P}}{\pi R_{L}}$ 

Therefore,

$$P_{SUP} = \frac{2 V_{DD} V_{P}}{\pi R_{I}}$$

substituting P<sub>L</sub> and P<sub>SUP</sub> into the equation,

Efficiency of a BTL amplifier 
$$= \frac{\frac{V_p^2}{2 R_L}}{\frac{2 V_{DD} V_P}{\pi R_I}} = \frac{\pi V_P}{4 V_{DD}}$$

Where:

$$V_{P} = \sqrt{2 P_{L} R_{L}} \tag{7}$$

Therefore.

$$\eta_{BTL} = \frac{\pi \sqrt{2 P_L R_L}}{4 V_{DD}}$$

 $\begin{array}{l} P_L = \text{Power delivered to load} \\ P_{SUP} = \text{Power drawn from power supply} \\ V_{LRMS} = RMS \text{ voltage on BTL load} \\ R_L = \text{Load resistance} \end{array}$ 

 $V_P$  = Peak voltage on BTL load  $I_{DD}$ avg = Average current drawn from the power supply  $V_{DD}$  = Power supply voltage  $\eta_{BTL}$  = Efficiency of a BTL amplifier

Table 3 employs Equation 8 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full

output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a stereo 1-W audio system with 8- $\Omega$  loads and a 5-V supply, the maximum draw on the power supply is almost 3.25 W.

Table 3. EFFICIENCY VS OUTPUT POWER IN 5-V, 8- $\Omega$  BTL SYSTEMS

| OUTPUT POWER<br>(W) | EFFICIENCY<br>(%) | PEAK VOLTAGE<br>(V) | INTERNAL DISSIPATION (W) |
|---------------------|-------------------|---------------------|--------------------------|
| 0.25                | 31.4              | 2.00                | 0.55                     |
| 0.50                | 44.4              | 2.83                | 0.62                     |
| 1.00                | 62.8              | 4.00                | 0.59                     |
| 1.25                | 70.2              | 4.47 <sup>(1)</sup> | 0.53                     |

<sup>(1)</sup> High peak voltages cause the THD to increase.

(8)



A final point to remember about Class-AB amplifiers (either SE or BTL) is how to manipulate the terms in the efficiency equation to utmost advantage when possible. Note that in Equation 8,  $V_{DD}$  is in the denominator. This indicates that as  $V_{DD}$  goes down, efficiency goes up.

#### **CREST FACTOR AND THERMAL CONSIDERATIONS**

Class-AB power amplifiers dissipate a significant amount of heat in the package under normal operating conditions. A typical music CD requires 12 dB to 15 dB of dynamic range, or headroom above the average power output, to pass the loudest portions of the signal without distortion. In other words, music typically has a crest factor between 12 dB and 15 dB. When determining the optimal ambient operating temperature, the internal dissipated power at the average output power level must be used. From the TPA0212 data sheet, one can see that when the TPA0212 is operating from a 5-V supply into a 3- $\Omega$  speaker, 4-W peaks are available. Converting watts to dB:

$$P_{dB} = 10 Log \frac{P_W}{P_{ref}} = 10 Log \frac{4 W}{1 W} = 6 dB$$
 (9)

Subtracting the headroom restriction to obtain the average listening level without distortion yields:

- 6 dB 15 dB = -9 dB (15-dB crest factor)
- 6 dB 12 dB = -6 dB (12-dB crest factor)
- 6 dB 9 dB = -3 dB (9-dB crest factor)
- 6 dB 6 dB = 0 dB (6-dB crest factor)
- 6 dB 3 dB = 3 dB (3-dB crest factor)

Converting dB back into watts:

$$P_W = 10^{PdB/10} \times P_{ref}$$

- = 63 mW (18-dB crest factor)
- = 125 mW (15-dB crest factor)
- = 250 mW (9-dB crest factor)
- = 500 mW (6-dB crest factor)
- = 1000 mW (3-dB crest factor)
- = 2000 mW (15-dB crest factor)

(10)

This is valuable information to consider when attempting to estimate the heat dissipation requirements for the amplifier system. Comparing the absolute worst case, which is 2 W of continuous power output with a 3-dB crest factor, against 12-dB and 15-dB applications drastically affects maximum ambient temperature ratings for the system. Using the power dissipation curves for a 5-V,  $3-\Omega$  system, the internal dissipation in the TPA0212 and maximum ambient temperatures is shown in Table 4.

Table 4. TPA0212 POWER RATING, 5-V, 3-Ω, STEREO

| PEAK OUTPUT POWER<br>(W) | AVERAGE OUTPUT POWER | POWER DISSIPATION (W/Channel) | MAXIMUM AMBIENT<br>TEMPERATURE <sup>(1)</sup> |
|--------------------------|----------------------|-------------------------------|---|
| 4                        | 2 W (3 dB)           | 1.7                           | −3°C  |
| 4                        | 1000 mW (6 dB)       | 1.6                           | 6°C   |
| 4                        | 500 mW (9 dB)        | 1.4                           | 24°C  |
| 4                        | 250 mW (12 dB)       | 1.1                           | 51°C  |
| 4                        | 125 mW (15 dB)       | 0.8                           | 78°C  |
| 4                        | 63 mW (18 dB)        | 0.6                           | 85°C  |

(1) Package limited to 85°C ambient



| Table 5. TPA0212 POWER RATING, 5-V, 8- $\Omega$ , STE |
|---|
|---|

| PEAK OUTPUT POWER<br>(W) | AVERAGE OUTPUT POWER        | POWER DISSIPATION (W/Channel) | MAXIMUM AMBIENT<br>TEMPERATURE <sup>(1)</sup> |
|--------------------------|-----------------------------|-------------------------------|---|
| 2.5                      | 1250 mW (3 dB crest factor) | 0.55                          | 85°C  |
| 2.5                      | 1000 mW (4 dB crest factor) | 0.62                          | 85°C  |
| 2.5                      | 500 mW (7 dB crest factor)  | 0.59                          | 85°C  |
| 2.5                      | 250 mW (10 dB crest factor) | 0.53                          | 85°C  |

### (1) Package limited to 85°C ambient

The maximum dissipated power,  $P_{Dmax}$ , is reached at a much lower output power level for an 8- $\Omega$  load than for a 3- $\Omega$  load. As a result, this simple formula for calculating  $P_{Dmax}$  may be used for an 8- $\Omega$  application:

$$P_{Dmax} = \frac{2V_{DD}^2}{\pi^2 R_i} \tag{11}$$

However, in the case of a  $3-\Omega$  load, the  $P_{Dmax}$  occurs at a point well above the normal operating power level. The amplifier may therefore be operated at a higher ambient temperature than required by the  $P_{Dmax}$  formula for a  $3-\Omega$  load.

The maximum ambient temperature depends on the heat-sinking ability of the PCB system. The derating factor for the PWP package is shown in the dissipation rating table (see page 4). Converting this to  $\theta_{IA}$ :

$$\Theta_{\text{JA}} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.022} = 45^{\circ}\text{C/W}$$
(12)

To calculate maximum ambient temperatures, first consider that the numbers from the dissipation graphs are per channel so the dissipated power needs to be doubled for two-channel operation. Given  $\theta_{JA}$ , the maximum allowable junction temperature, and the total internal dissipation, the maximum ambient temperature can be calculated with the following equation. The maximum recommended junction temperature for the TPA0212 is 150°C. The internal dissipation figures are taken from the Power Dissipation vs Output Power graphs.

$$T_A Max = T_J Max - \Theta_{JA} P_D$$
  
= 150 - 45(0.6 × 2) = 96°C (15-dB crest factor) (13)

### NOTE:

Internal dissipation of 0.6 W is estimated for a 2.6-W system with 15-dB crest factor per channel. Package limited to 85°C

Table 4 and Table 5 show that for some applications no airflow is required to keep junction temperatures in the specified range. The TPA0212 is designed with thermal protection that turns the device off when the junction temperature surpasses  $150^{\circ}$ C to prevent damage to the IC. Table 4 and Table 5 were calculated for maximum listening volume without distortion. When the output level is reduced, the numbers in the table change significantly. Also, using  $8-\Omega$  speakers dramatically increases the thermal performance by increasing amplifier efficiency.

### **SE/BTL OPERATION**

The ability of the TPA0212 to easily switch between BTL and SE modes is one of its most important cost-saving features. This feature eliminates the requirement for an additional headphone amplifier in applications where internal stereo speakers are driven in BTL mode but external headphone or speakers must be accommodated. Internal to the TPA0212, two separate amplifiers drive OUT+ and OUT-. The SE/BTL input (terminal 15) controls the operation of the follower amplifier that drives LOUT- and ROUT- (terminals 9 and 16). When SE/BTL is held low, the amplifier is on and the TPA0212 is in the BTL mode. When SE/BTL is held high, the OUT- amplifiers are in a high output impedance state, which configures the TPA0212 as an SE driver from LOUT+ and ROUT+ (terminals 4 and 21). IDD is reduced by approximately one-half in SE mode. Control of the SE/BTL input can be from a logic-level CMOS source or, more typically, from a resistor divider network as shown in Figure 47.






Figure 47. TPA0212 Resistor Divider Network Circuit

Using a readily available 1/8-in. (3,5-mm) stereo headphone jack, the control switch is closed when no plug is inserted. When closed, the  $100-k\Omega/1-k\Omega$  divider pulls the SE/BTL input low. When a plug is inserted, the  $1-k\Omega$  resistor is disconnected and the SE/BTL input is pulled high. When the input goes high, the OUT- amplifier is shut down causing the speaker to mute (virtually open-circuits the speaker). The OUT+ amplifier then drives through the output capacitor ( $C_{\Omega}$ ) into the headphone jack.



### INPUT MUX OPERATION




Figure 48. TPA0312 Example Input MUX Circuit

The TPA0212 offers the capability for the designer to use separate headphone inputs (RHPIN, LHPIN) and line inputs (RLINEIN, LLINEIN). The inputs can be different if the input signal is single-ended. If using a differential input signal, the inputs must be the same because the inputs share a common RIN, LIN. Although the typical application in Figure 42 shows the input mux control signal HP/LINE tied to SE/BTL, that configuration is not required. The input mux can be used to select between two inputs that are used in both SE and BTL modes.

If using the TPA0212 with a single-ended input, the RIN and LIN terminals must be tied through a capacitor to ground, as shown in Figure 48. RIN and LIN must not be tied to bypass or an offset occurs on the output causing the device to pop when turning on and off.

Input coupling capacitors can be eliminated when using differential inputs, but are used to obtain maximum output power. If the input capacitors are eliminated, the dc offset must match the voltage on BYPASS or the output power is limited.

### **PC-BEEP OPERATION**

The PC-BEEP input allows a system beep to be sent directly from a computer through the amplifier to the speakers with few external components. The input is activated automatically. When the PC-BEEP input is active, both of the LINEIN and HPIN inputs are deselected and both the left and right channels are driven in BTL mode with the signal from PC-BEEP. The gain from the PC-BEEP input to the speakers is fixed at 0.3 V/V and is independent of the volume setting. When the PC-BEEP input is deselected, the amplifier returns to the previous operating mode and volume setting. Furthermore, if the amplifier is in shutdown mode, activating PC-BEEP takes the device out of shutdown and outputs the PC-BEEP signal, then return the amplifier to shutdown mode.

The preferred input signal is a square wave or pulse train with an amplitude of 1.5  $V_{pp}$  or greater. To be accurately detected, the signal must have a minimum of 1.5  $V_{pp}$  amplitude, rise and fall times of less than 0.1  $\mu$ s and a minimum of 8 rising edges. When the signal is no longer detected, the amplifier returns to its previous operating mode and volume setting.



If it is desired to ac-couple the PC-BEEP input, the value of the coupling capacitor should be chosen to satisfy Equation 14:

$$C_{PCB} \ge \frac{1}{2\pi f_{PCB} (100 \text{ k}\Omega)}$$
(14)

The PC-BEEP input can also be dc-coupled to avoid using this coupling capacitor. The pin normally sits at midrail when no signal is present.

#### **SHUTDOWN MODES**

The TPA0212 employs a shutdown mode of operation designed to reduce supply current,  $I_{DD}$ , to the absolute minimum level during periods of nonuse for battery-power conservation. The SHUTDOWN input terminal should be held high during normal operation when the amplifier is in use. Pulling SHUTDOWN low causes the outputs to mute and the amplifier to enter a low-current state,  $I_{DD} = 150 \ \mu A$ . SHUTDOWN should never be left unconnected because amplifier operation would be unpredictable.

Table 6. HP/LINE, SE/BTL, AND SHUTDOWN FUNCTIONS

|         | INPUTS <sup>(1)</sup> | AMPLIFIER STATE |       |        |  |  |
|---------|-----------------------|-----------------|-------|--------|--|--|
| HP/LINE | SE/BTL                | SHUTDOWN        | INPUT | OUTPUT |  |  |
| X       | X                     | Low             | X     | Mute   |  |  |
| Low     | Low                   | High            | Line  | BTL    |  |  |
| Low     | High                  | High            | Line  | SE     |  |  |
| High    | Low                   | High            | HP    | BTL    |  |  |
| High    | High                  | High            | HP    | SE     |  |  |

<sup>(1)</sup> Inputs should never be left unconnected.

11-Nov-2025 www.ti.com

#### PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package   Pins    | Package qty   Carrier | RoHS | Lead finish/  | MSL rating/         | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|-------------------|-----------------------|------|---------------|---------------------|--------------|--------------|
|                       | (1)    | (2)           |                   |                       | (3)  | Ball material | Peak reflow         |              | (6)          |
|                       |        |               |                   |                       |      | (4)           | (5)                 |              |              |
| TPA0212PWP            | Active | Production    | HTSSOP (PWP)   24 | 60   TUBE             | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | TPA0212      |
| TPA0212PWP.A          | Active | Production    | HTSSOP (PWP)   24 | 60   TUBE             | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | TPA0212      |
| TPA0212PWPR           | Active | Production    | HTSSOP (PWP)   24 | 2000   LARGE T&R      | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | TPA0212      |
| TPA0212PWPR.A         | Active | Production    | HTSSOP (PWP)   24 | 2000   LARGE T&R      | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | TPA0212      |

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Oct-2025

### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPA0212PWPR | HTSSOP          | PWP                | 24 | 2000 | 330.0                    | 16.4                     | 6.95       | 8.3        | 1.6        | 8.0        | 16.0      | Q1               |

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Oct-2025




### \*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPA0212PWPR | HTSSOP       | PWP             | 24   | 2000 | 353.0       | 353.0      | 32.0        |

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Oct-2025

### **TUBE**




\*All dimensions are nominal

| Device       | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TPA0212PWP   | PWP          | HTSSOP       | 24   | 60  | 530    | 10.2   | 3600   | 3.5    |
| TPA0212PWP   | PWP          | HTSSOP       | 24   | 60  | 530    | 10.2   | 3600   | 3.5    |
| TPA0212PWP.A | PWP          | HTSSOP       | 24   | 60  | 530    | 10.2   | 3600   | 3.5    |
| TPA0212PWP.A | PWP          | HTSSOP       | 24   | 60  | 530    | 10.2   | 3600   | 3.5    |

4.4 x 7.6, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025