

TPS1HTC30-Q1, 30mΩ, 6A Single-Channel Automotive Smart High-Side Switch

1 Features

- Single-channel smart high-side power switch for 24V and 48V automotive systems with full diagnostics
- **TPS1HTC30-Q1**: Operating voltage range: 6V to 60V, Overvoltage protection: 66V
- **TPS1HTC30C-Q1**: Operating voltage range: 6V to 70V, meets **ISO 21780** standard requirements
- Low R_{ON}: 30mΩ typical, 55mΩ maximum
- Low standby current: < 0.5μA
- Low quiescent current (I_q): < 2mA
- Improve system level reliability through [adjustable current limiting](#)
 - Current limit: 2A –16A
- Accurate current sensing: ±4% at 1A
- Protection
 - Overload and short-circuit protection
 - Integrated inductive discharge clamp
 - Undervoltage lockout (UVLO) protection
 - Loss of GND, loss of supply protection
 - Reverse battery protection with external components
- Diagnostics
 - On and off state output open-load and short-to-battery detection
 - Overload and short to ground detection
 - Absolute and relative thermal shutdown detection
- [Functional Safety-Capable](#)
 - [Documentation available to aid functional safety system design](#)
- Operating junction temperature: –40 to 125°C
- Input control: 1.8V, 3.3V and 5V logic compatible
- Integrated fault sense voltage scaling for ADC protection
- Qualifications
 - AEC-Q100 qualified for automotive applications
 - Temperature grade 1: –40°C to +125°C, T_A
- 14-pin thermally-enhanced TSSOP package

2 Applications

- General [resistive, inductive, and capacitive loads](#)

3 Description


TPS1HTC30-Q1 is a single-channel, smart high-side switch, with integrated NMOS power FET and charge pump, designed to meet the requirements of 24V and 48V automotive battery systems. The low R_{ON} minimizes device power dissipation driving load current up to 6A DC, and the 60V DC operating range improves system robustness. The TPS1HTC30C-Q1 supports a maximum voltage rating of 70V DC.

The device integrates protection features such as thermal shutdown, output clamp, and current limit to improve system robustness during faults such as short circuit. The device implements an adjustable current limit to improve the reliability of the system by reducing inrush current when driving capacitive loads. The device also provides an accurate current sense that allows for improved load diagnostics such as overload and open-load detection, enabling better predictive maintenance. The device is available in a small 14-pin leaded package with 0.65mm pitch, minimizing the PCB footprint.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE (NOM)
TPS1HTC30-Q1	PWP (HTSSOP, 14)	6.50mm × 5.00mm	4.40mm × 5.00mm

- (1) See the orderable addendum at the end of the datasheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application Schematic



Table of Contents

1 Features	1	8.2 Functional Block Diagram.....	16
2 Applications	1	8.3 Feature Description.....	17
3 Description	1	8.4 Device Functional Modes.....	27
4 Device Comparison Table	3	9 Application and Implementation	29
5 Pin Configuration and Functions	4	9.1 Application Information.....	29
5.1 Recommended Connections for Unused Pins.....	4	9.2 Typical Application.....	29
6 Specifications	6	9.3 Power Supply Recommendations.....	33
6.1 Absolute Maximum Ratings.....	6	9.4 Layout.....	33
6.2 ESD Ratings.....	6	10 Device and Documentation Support	36
6.3 Recommended Operating Conditions.....	6	10.1 Documentation Support.....	36
6.4 Thermal Information.....	7	10.2 Receiving Notification of Documentation Updates..	36
6.5 Electrical Characteristics.....	7	10.3 Support Resources.....	36
6.6 SNS Timing Characteristics.....	10	10.4 Trademarks.....	36
6.7 Switching Characteristics.....	10	10.5 Electrostatic Discharge Caution.....	36
6.8 Timing Diagrams.....	11	10.6 Glossary.....	36
6.9 Typical Characteristics.....	13	11 Revision History	36
7 Parameter Measurement Information	15	12 Mechanical, Packaging, and Orderable Information	37
8 Detailed Description	16		
8.1 Overview.....	16		

4 Device Comparison Table

over operating free-air temperature range (unless otherwise noted)

DEVICE	RECOMMENDED OPERATING RANGE	OVERVOLTAGE LOCKOUT (OVLO)	ILIM CURRENT RANGE	VDS CLAMP
TPS1HTC30-Q1	6 - 60V	62 - 68V	Adjst, 2A - 16A	65 - 80V
TPS1HTC30C-Q1	6 - 70V	No OVLO	Adjst, 2A - 16A	71 - 85V

5 Pin Configuration and Functions




Figure 5-1. PWP Package, 14-Pin HTSSOP Top View

Table 5-1. Pin Functions

over operating free-air temperature range (unless otherwise noted)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO		
DIAG_EN	3	I	Enable/disable pin for diagnostics, internal pulldown (Active high signal)
EN	2	I	Enables/disables channel output current, internal pullup. EN = 1: ON or EN = 0: OFF (Active high signal)
FAULT	4	O	Open drain fault output. Referred to as FAULT, FLT, or fault pin. (Active low signal)
GND	1	Power	Ground of device. Connect to resistor- diode ground network to have reverse supply/battery protection
ILIM	7	O	Adjustable current limit. Short to ground or leave floating for internal fixed current limit.
NC	11	N/A	No internal connection. Leave floating
OL_ON / LATCH	5	I	OL_ON: Enable/disable pin for open load detection in the ON state. (Active high signal) Latch: Sets retry behavior. LATCH =0: auto-retry after faults or LATCH =1: latch off after faults, internal pulldown.
Pad	Thermal Pad	--	Thermal Pad, internally shorted to ground. Tie to IC ground externally.
SNS	6	O	Analog current output proportional to load current - Connect a resistor to GND to convert to voltage.
VOUT	8, 9, 10	Power	Output of high side switch, connected to load
VS	12, 13, 14	Power	Power supply Input

(1) I = input, O = output

5.1 Recommended Connections for Unused Pins

The device is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins can be considered as optional.

Table 5-2. Connections for Optional Pins

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED
SNS	Ground through 1kΩ resistor	Analog sense is not available.
LATCH	Float or ground through R _{PROT} resistor	With LATCH unused, the device performs an auto-retry after a fault. If latched behavior is desired, but the system describes limited I/O, it is possible to use one microcontroller output to control the latch function of several high-side channels.
ILIM	Float	If the ILIM pin is left floating, the device is set to the default internal current-limit threshold. This is considered a fault state for the device.
FAULT	Float	If the FAULT pin is unused, the system cannot read faults from the output.

Table 5-2. Connections for Optional Pins (continued)

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED
DIAG_EN	Float or ground through R _{PROT} resistor	With DIAG_EN unused, the analog sense, open-load, and short-to-battery diagnostics are not available.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Continuous supply voltage, V_S with respect to IC GND (TPS1HTC30-Q1)	-0.7	64	V
Continuous supply voltage, V_S with respect to IC GND (TPS1HTC30C-Q1)	-0.7	70	V
Continuous output voltage, V_{OUT} with respect to IC GND (TPS1HTC30-Q1)	-60	64	V
Continuous output voltage, V_{OUT} with respect to IC GND (TPS1HTC30C-Q1)	-60	70	V
Maximum transient (< 100 us) voltage at the supply pin, V_S with respect to IC GND	-0.7	81	V
Enable pin voltage, V_{EN}	-1	7	V
LATCH pin voltage, V_{LATCH}	-1	7	V
DIAG_EN pin voltage, V_{DIAG_EN}	-1	7	V
Sense pin voltage, V_{SNS}	-1	7	V
ILIM pin voltage, V_{ILIM}	-1	7	V
FAULT pin voltage, V_{FAULT}	-1	7	V
Reverse ground current, I_{GND}	$V_S < 0V$		-50 mA
Energy dissipation during turnoff (TPS1HTC30-Q1), E_{AS}	Single pulse, $L_{OUT} = 5mH$, $V_S = 13.5V$, I_{OUT} peak = 6A, $T_{J,start} = 125^\circ C$		110 ⁽²⁾ mJ
Energy dissipation during turnoff (TPS1HTC30-Q1), E_{AR}	Repetitive pulse, $L_{OUT} = 5mH$, $T_{J,start} = 125^\circ C$		44 ⁽²⁾ mJ
Maximum junction temperature, T_J			150 °C
Storage temperature, T_{stg}	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) For further details, see the section regarding switch-off of an inductive load.

6.2 ESD Ratings

			VALUE	UNIT
V_{ESD}	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 Classification Level H2 ⁽¹⁾	All pins except VS and VOUT	±2000 V
		Human body model (HBM), per AEC Q100-002 Classification Level H3A ⁽¹⁾	VS and VOUT with respect to GND	±4000 V
		Charged device model (CDM), per AEC Q100-011 Classification Level C5	All pins	±750 V

- (1) AEC-Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specifications

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
$V_{S_OP_NOM}$	Nominal supply voltage (TPS1HTC30-Q1)	6.0	60	V
$V_{S_OP_NOM}$	Nominal supply voltage (TPS1HTC30C-Q1)	6.0	70	V
V_{EN}	Enable voltage	-1	5.5	V
V_{LATCH}	LATCH pin voltage, V_{LATCH}	-1	5.5	V
V_{DIAG_EN}	Diagnostic Enable voltage	-1	5.5	V
V_{FAULT}	FAULT pin voltage	-1	5.5	V
V_{SNS}	Sense voltage	-1	5.5	V

6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
T _A	Operating free-air temperature	-40	125	°C

(1) All operating voltage conditions are measured with respect to device GND

6.4 Thermal Information

THERMAL METRIC ^{(1) (2)}		TPS1HTC30	UNIT
		PWP (HTSSOP)	
		14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	31.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	23.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	7.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	7.3	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	1.5	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application note](#).

(2) The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.

6.5 Electrical Characteristics

V_S = 6V to 60V, T_A = -40°C to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VS SUPPLY VOLTAGE AND CURRENT						
I _{L,NOM}	Continuous load current	V _{EN} = HI, T _A = 85°C		6		A
I _{Q, VS}	V _S quiescent current	V _{EN} = HI, I _{OUT} = 0A	V _{DIAG_EN} = LO	1	1.5	mA
			V _{DIAG_EN} = HI	1.1	1.9	mA
I _{STBY, VS}	Total device standby current (including MOSFET) with diagnostics disabled	V _S ≤ 60V, V _{EN} = V _{DIAG_EN} = LO, V _{OUT} = 0V	T _J = 85°C	0.25	0.7	µA
			T _J = 150°C	0.63	6	µA
I _{OUT(OFF)}	Output leakage current	V _S ≤ 60V, V _{EN} = V _{DIAG_EN} = 0V, V _{OUT} = 0V	T _J = 85°C		0.4	µA
			T _J = 150°C	0.2	12	µA
t _{STBY}	Standby mode delay time	V _{EN} = V _{DIAG_EN} = 0V to standby		20		ms
VS UNDERVOLTAGE LOCKOUT (UVLO) INPUT						
V _{S,UVLOR}	V _S undervoltage lockout rising	Measured with respect to the GND pin of the device	5.0	5.4	5.75	V
V _{S,UVLOF}	V _S undervoltage lockout falling		4.1	4.5	4.85	V
VS OVERVOLTAGE LOCKOUT (OVLO) INPUT (Only for TPS1HTC30-Q1)						
V _{S,OVPR}	V _S overvoltage protection rising	Measured with respect to the GND pin of the device, V _{EN} = HI	62	65	68	V
V _{S,OVPRF}	V _S overvoltage protection recovery falling	Measured with respect to the GND pin of the device, V _{EN} = HI	60	63	66	V
V _{S,OVPRH}	V _S overvoltage protection threshold hysteresis	Measured with respect to the GND pin of the device		2		V
t _{VS,OVP}	V _S overvoltage protection deglitch time	Time from triggering the OVP fault to FET turn-off		125		µs
VDS CLAMP						

TPS1HTC30-Q1

SLVSG44A – SEPTEMBER 2023 – REVISED MAY 2026

6.5 Electrical Characteristics (continued)
 $V_S = 6V$ to $60V$, $T_A = -40^\circ C$ to $125^\circ C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{DS,Clamp}$	V_{DS} clamp voltage (TPS1HTC30-Q1)	FET current = 10mA	$V_S = 24V$	65	72.5	80	V
	V_{DS} clamp voltage (TPS1HTC30C-Q1)	FET current = 10mA	$V_S = 24V$	71	79	85	V
	V_{DS} clamp voltage (TPS1HTC30-Q1)	FET current = 10mA	$V_S = 6V$	48	53	58	V
RON CHARACTERISTICS							
R_{ON}	On-resistance (Includes MOSFET and package)	$V_S = 6V$ to $60V$, $0.5A \leq I_{OUT} \leq 6A$	$T_J = 25^\circ C$	30			m Ω
			$T_J = 125^\circ C$			50	m Ω
			$T_J = 150^\circ C$			60	m Ω
$R_{ON(REV)}$	On-resistance during reverse polarity	$V_S = -24V$, $I_{OUT} = 2A$	$T_J = -40^\circ C$ to $150^\circ C$		30	60	m Ω
CURRENT LIMIT CHARACTERISTICS							
I_{LIM_INT}	I_{LIM} Current Limitation level internal reference	$R_{LIM} = \text{Open}$		8			A
			$R_{LIM} = \text{GND}$	16			A
K_{CL}	Current Limit Ratio	$R_{LIM} = 10k\Omega$ to $50k\Omega$		80	100	120	A * k Ω
I_{CL_LINPK}	Linear mode peak			1.3x I_{CL}			A
I_{OVCR}	Peak current threshold when short is applied while switch enabled					34	A
I_{LIM_ENPS}	Peak current enabling into permanent short	$V_{DS} = 60V$	$R_{LIM} = \text{GND}$	1.25x I_{CL}	1.4x I_{CL}		A
			$R_{LIM} = 10k\Omega$	1.5x I_{CL}	1.5x I_{CL}		A
			$R_{LIM} = 50k\Omega$	2.5x I_{CL}	2.8x I_{CL}		A
THERMAL SHUTDOWN CHARACTERISTICS							
T_{ABS}	Thermal shutdown			154	165		$^\circ C$
T_{REL}	Relative thermal shutdown			60			$^\circ C$
t_{RETRY}	Retry time	Time from fault shutdown until switch re-enable (thermal shutdown).		2			ms
Fault Response	Fault reponse to Thermal Shutdown			Configurable via Latch pin			
T_{HYS}	Thermal shutdown hysteresis			20			$^\circ C$
FAULT PIN CHARACTERISTICS							
V_{FAULT}	\overline{FAULT} low output voltage	$I_{FAULT} = 2.5mA$				0.5	V
t_{FAULT_FLT}	Fault indication-time	$V_{DIAG_EN} = 5V$ Time between fault and \overline{FAULT} asserting				60	μs
t_{FAULT_SNS}	Fault indication-time	$V_{DIAG_EN} = 5V$ Time between fault and I_{SNS} settling at V_{SNSFH}				60	μs
CURRENT SENSE CHARACTERISTICS							
K_{SNS1}	Current sense ratio I_{OUT} / I_{SNS}			1300			A/A

6.5 Electrical Characteristics (continued)

$V_S = 6V$ to $60V$, $T_A = -40^\circ C$ to $125^\circ C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{SNSI}	Current sense current and accuracy	$V_{EN} = V_{DIAG_EN} = 5V$	$I_{OUT} = 6A$	4.61		mA
				-6	6	%
			$I_{OUT} = 4A$	3.3		mA
				-3	3	%
			$I_{OUT} = 2A$	1.66		mA
				-4	4	%
			$I_{OUT} = 1A$	0.833		mA
				-4	4	%
			$I_{OUT} = 500mA$	0.417		mA
				-6	6	%
			$I_{OUT} = 200mA$	0.15		mA
				-10	10	%
$I_{OUT} = 100mA$	0.073		mA			
	-15	15	%			
$I_{OUT} = 50mA$	0.035		mA			
	-25	25	%			
$I_{OUT} = 20mA$	0.012		mA			
	-40	40	%			
$I_{OUT} = 10mA$	0.0088		mA			
	-60	60	%			
SNS PIN CHARACTERISTICS						
V_{SNSFH}	V_{SNS} fault high-level	$V_{DIAG_EN} = 5V$	4.5	5	5.77	V
V_{SNSFH}	V_{SNS} fault high-level	$V_{DIAG_EN} = V_{IH}$ to 3.3V	3.0	3.3	3.82	V
I_{SNSFLT}	I_{SNS} fault high-level	$V_{DIAG_EN} > V_{IH,DIAG_EN}$	5.3	6.4		mA
$I_{SNSleak}$	I_{SNS} leakage	$V_{DIAG_EN} = 5V, I_L = 0mA$			1.3	μA
V_{S_SNS}	V_S headroom needed for full current sense and fault functionality	$V_{DIAG_EN} = 3.3V$	6			V
		$V_{DIAG_EN} = 5V$	6.5			V
OPEN LOAD DETECTION CHARACTERISTICS						
V_{OL_OFF}	OFF state open-load (OL) detection voltage	$V_{EN} = 0V, V_{DIAG_EN} = 5V$	1.5	2	2.5	V
R_{OL_OFF}	OFF state open-load (OL) detection internal pull-up resistor	$V_{EN} = 0V, V_{DIAG_EN} = 5V$	120	150	180	k Ω
t_{OL_OFF}	OFF state open-load (OL) detection deglitch time	$V_{EN} = 0V, V_{DIAG_EN} = 5V$, When $V_S - V_{OUT} < V_{OL}$, duration longer than t_{OL} . Openload detected.		480	700	μs
$t_{OL_OFF_1}$	OL_OFF and STB indication-time from EN falling	$V_{EN} = 5V$ to $0V, V_{DIAG_EN} = 5V$ $I_{OUT} = 0mA, V_{OUT} = V_S - V_{OL}$		310	700	μs
$t_{OL_OFF_2}$	OL and STB indication-time from DIA_EN rising	$V_{EN} = 0V, V_{DIAG_EN} = 0V$ to $5V$ $I_{OUT} = 0mA, V_{OUT} = V_S - V_{OL}$			700	μs
DIAG_EN PIN CHARACTERISTICS						
$V_{IL,DIAG_EN}$	Input voltage low-level	No GND Network			0.8	V
$V_{IH,DIAG_EN}$	Input voltage high-level	No GND Network	1.5			V
$V_{IHYS,DIAG_EN}$	Input voltage hysteresis			280		mV

6.5 Electrical Characteristics (continued)

$V_S = 6V$ to $60V$, $T_A = -40^\circ C$ to $125^\circ C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R_{DIAG_EN}	Internal pulldown resistor		200	350	500	k Ω
$I_{IL_DIAG_EN}$	Input current low-level	$V_{DIAG_EN} = 0.8V$		2.2		μA
$I_{IH_DIAG_EN}$	Input current high-level	$V_{DIAG_EN} = 5V$		14		μA
EN PIN CHARACTERISTICS						
V_{IL_EN}	Input voltage low-level	No GND Network			0.8	V
V_{IH_EN}	Input voltage high-level	No GND Network	1.5			V
V_{IH_EN}	Input voltage hysteresis			280		mV
R_{EN}	Internal pulldown resistor		200	350	500	k Ω
I_{IL_EN}	Input current low-level	$V_{EN} = 0.8V$		2.2		μA
I_{IH_EN}	Input current high-level	$V_{EN} = 5V$		14		μA
LATCH PIN CHARACTERISTICS						
V_{IL_LATCH}	Input voltage low-level	No GND Network			0.8	V
V_{IH_LATCH}	Input voltage high-level	No GND Network	1.5			V
V_{IHYS_LATCH}	Input voltage hysteresis			280		mV
R_{LATCH}	Internal pulldown resistor		0.7	1	1.4	M Ω
I_{IL_LATCH}	Input current low-level	$V_{LATCH} = 0.8V$		0.8		μA
I_{IH_LATCH}	Input current high-level	$V_{LATCH} = 5V$		5		μA

6.6 SNS Timing Characteristics

$V_{BB} = 6V$ to $60V$, $T_A = -40^\circ C$ to $125^\circ C$ (unless otherwise noted), parameters not tested in production

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNS TIMING - CURRENT SENSE						
$t_{SNSION1}$	Settling time from rising edge of DIAG_EN 50% of V_{DIA_EN} to 90% of settled ISNS	$V_{EN} = 5V$, $V_{DIAG_EN} = 0V$ to $5V$ $R_{SNS} = 1k\Omega$, $I_L = 1A$			30	μs
$t_{SNSION1}$	Settling time from rising edge of DIAG_EN 50% of V_{DIA_EN} to 90% of settled ISNS	$V_{EN} = 5V$, $V_{DIAG_EN} = 0V$ to $5V$ $R_{SNS} = 1k\Omega$, $I_L = 30mA$			60	μs
$t_{SNSION2}$	Settling time from rising edge of EN and DIAG_EN 50% of V_{DIA_EN} V_{EN} to 90% of settled ISNS	$V_{EN} = V_{DIAG_EN} = 0V$ to $5V$ $R_{SNS} = 1k\Omega$, $I_L = 1A$			200	μs
$t_{SNSION3}$	Settling time from rising edge of EN with DIAG_EN HI; 50% of V_{DIA_EN} V_{EN} to 90% of settled ISNS	$V_{EN} = 0V$ to $5V$, $V_{DIAG_EN} = 5V$ $R_{SNS} = 1k\Omega$, $I_L = 1A$			200	μs
$t_{SNSIOFF}$	Settling time from falling edge of DIAG_EN	$V_{EN} = 5V$, $V_{DIAG_EN} = 5V$ to $0V$ $R_{SNS} = 1k\Omega$, $R_L = 125\Omega$			20	μs
$t_{SETTLEH}$	Settling time from rising edge of load step	$V_{EN} = 5V$, $V_{DIAG_EN} = 5V$ $R_{SNS} = 1k\Omega$, $I_{OUT} = 0.5A$ to $3A$			20	μs
$t_{SETTLEL}$	Settling time from falling edge of load step	$V_{EN} = 5V$, $V_{DIAG_EN} = 5V$ $R_{SNS} = 1k\Omega$, $I_{OUT} = 3A$ to $0.5A$			20	μs

6.7 Switching Characteristics

$V_S = 48V$, $R_L = 120\Omega$, $T_A = -40^\circ C$ to $125^\circ C$ (unless otherwise noted)

Parameter		Test Conditions	Min	Typ	Max	Unit
t_{DR}	Turnon delay time (from standby)	50% of EN to 20% of VOUT	30	60	82.5	μs
t_{DR}	Turnon delay time (from active)	50% of EN to 20% of VOUT	30	50	72.5	μs

6.7 Switching Characteristics (continued)

$V_S = 48V$, $R_L = 120\Omega$, $T_A = -40^\circ C$ to $125^\circ C$ (unless otherwise noted)

Parameter		Test Conditions	Min	Typ	Max	Unit
t_{DF}	Turnoff delay time	50% of EN to 80% of V _{OUT}	55	95	135	μs
SR_R	V _{OUT} rising slew rate	20% to 80% of V _{OUT}	0.2	0.45	0.8	V/ μs
SR_F	V _{OUT} falling slew rate	80% to 20% of V _{OUT}	0.2	0.55	0.9	V/ μs
f_{max}	Maximum PWM frequency				750	Hz
t_{ON}	Turnon time	50% of EN to 80% of V _{OUT}		125	200	μs
t_{OFF}	Turnoff time	50% of EN to 20% of V _{OUT}		145	230	μs
$t_{ON} - t_{OFF}$	Turnon and off matching	1ms ON time switch enable pulse	-25		25	μs
		200 μs enable pulse $F = f_{max}$	-25		25	μs
t_{OFF_pw}	Minimum V _{OUT} ON pulse width	200 μs OFFtime switch enable pulse, V _{OUT} @ 20% of V _S , $F = f_{max}$	70		160	μs
Δ_{PWM}	PWM accuracy - average load current	300 μs enable pulse $F = f_{max}$	-15		15	%
E_{ON}	Switching energy losses during turnon	1ms pulse, V _{OUT} from 10% to 90% of V _S voltage		0.3	0.4	mJ
E_{OFF}	Switching energy losses during turnoff	1ms pulse, V _{OUT} from 10% to 90% of V _S voltage		0.25	0.35	mJ

6.8 Timing Diagrams





Figure 6-1. Switching Characteristics Definitions



Rise and fall times of control signals are 100ns. Control signals include: EN, DIA_EN.

Figure 6-2. SNS Timing Characteristics Definitions

6.9 Typical Characteristics




Figure 6-3. On-Resistance (R_{ON}) vs Temperature vs VS Supply Voltage, $I_{OUT} = 0.2A$




Figure 6-4. On-Resistance (R_{ON}) vs Temperature vs Load Current, $V_S = 24V$




Figure 6-5. Quiescent Current ($I_{Q, VS}$) From VS Input Supply vs Temperature vs VS Voltage, $V_{EN} = 5V$, $V_{DIAG_EN} = 0V$




Figure 6-6. Standby Current ($I_{STBY, VS}$) From VS Input Supply vs Temperature vs VS Voltage, $V_{EN} = 0V$, $V_{DIAG_EN} = 0V$




Figure 6-7. Turn-on Delay Time (t_{DR}) vs Temperature vs VS Voltage, $R_L = 48\Omega$




Figure 6-8. Turn-off Delay Time (t_{DF}) vs Temperature vs VS Voltage, $R_L = 48\Omega$

6.9 Typical Characteristics (continued)




Figure 6-9. Turn-on Time (t_{ON}) vs Temperature vs VS Voltage, $R_L = 48\Omega$




Figure 6-10. Turn-off Time (t_{OFF}) vs Temperature vs VS Voltage, $R_L = 48\Omega$




Figure 6-11. VOUT Rising Slew Rate (SR_R) vs Temperature vs VS Voltage, $R_L = 48\Omega$




Figure 6-12. VOUT Falling Slew Rate (SR_F) vs Temperature vs VS Voltage, $R_L = 48\Omega$




Figure 6-13. Current Sense Ratio (KSNS) vs Temperature vs Load Current, VS = 24V

7 Parameter Measurement Information




Figure 7-1. Parameter Definitions

8 Detailed Description

8.1 Overview

The TPS1HTC30-Q1 is a automotive, single-channel, fully-protected, high-side power switch with an integrated NMOS power FET and charge pump rated for 60V DC operation. The TPS1HTC30-Q1 can support a maximum voltage of 64V, while the TPS1HTC30C-Q1 can support up to 70V. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. Low logic high threshold, V_{IH} , of 1.5V on the input pins allow use of MCUs down to 1.8V. A programmable current-limit function greatly improves the reliability of the whole system. The device diagnostic reporting has two pins to support both digital status and analog current-sense output, for multiplexing the MCU analog or digital interface among devices.


The digital status report is implemented with an open-drain structure on the fault pin. When a fault condition occurs, the pin is pulled down to GND. An external pullup is required to match the microcontroller supply level. High-accuracy current sensing allows a better real-time monitoring effect and more-accurate diagnostics without further calibration. A current mirror is used to source $1 / K_{SNS}$ of the load current, which is reflected as voltage on the SNS pin. K_{SNS} is a constant value across temperature and supply voltage. The SNS pin can also report a fault by forcing a voltage of V_{SNSFH} that scales with the diagnostic enable voltage so that the max voltage seen by the system ADC is within an acceptable value. This removes the need for an external Zener diode or resistor divider on the SNS pin.

The external high-accuracy current limit allows setting the current limit value by application. The external high-accuracy current limit highly improves the reliability of the system by clamping the inrush current effectively under start-up or short-circuit conditions. Also, the external high-accuracy current limit can save system costs by reducing PCB trace, connector size, and the preceding power-stage capacity. An internal current limit can also be implemented in this device. The lower value of the external or internal current-limit value is applied.

An active drain to source voltage clamp is built in to address switching off the energy of inductive loads, such as relays, solenoids, pumps, motors, and so forth. During the inductive switching-off cycle, both the energy of the power supply (E_{BAT}) and the load (E_{LOAD}) are dissipated on the high-side power switch itself. With the benefits of process technology and excellent IC layout, the TPS1HTC30-Q1 device can achieve excellent energy dissipation capacity, which can help save the need of using external free-wheeling circuitry in most cases.

The TPS1HTC30-Q1 device can be used as a high-side power switch for a wide variety of resistive, inductive, and capacitive loads, including the low-wattage bulbs, LEDs, relays, solenoids, and heaters.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Accurate Current Sense

The high-accuracy current-sense function is internally implemented, which allows real-time monitoring and more-accurate diagnostics without further calibration. A current mirror is used to source $1 / K_{SNS}$ of the load current, flowing out to the external resistor between the SNS pin and GND, and reflected as voltage on the SNS pin.

K_{SNS} is the ratio of the output current and the sense current. The accuracy values of K_{SNS} quoted in the electrical characteristics do take into consideration temperature and supply voltage. Each device is internally calibrated while in production, so post-calibration by users is not required in most cases.

The maximum voltage out on the SNS pin is clamped to V_{SNSFH} , which is the fault voltage level. To make sure that this voltage is not higher than the system can tolerate, TI has correlated the voltage coming in on the DIAG_EN pin with the maximum voltage out on the SNS pin. If DIAG_EN is between V_{IH} and 3.3V, the maximum output on the SNS pin is approximately 3.3V. However, if the voltage at DIAG_EN is above 3.3V, then the fault SNS voltage, V_{SNSFH} , tracks that voltage up to 5V. Tracking is done because the GPIO voltage output that is powering the diagnostics through DIAG_EN is close to the maximum acceptable ADC voltage within the same microcontroller. Therefore, the sense resistor value, R_{SNS} , can be selected to maximize the range of currents needed to be measured by the system. The R_{SNS} value must be selected based on application need. The minimum usable R_{SNS} value is bounded by the ADC minimum acceptable voltage, $V_{ADC,min}$, for the smallest load current needed to be measured by the system, $I_{LOAD,min}$. The maximum acceptable R_{SNS} value has to ensure the V_{SNS} voltage is below the V_{SNSFH} value so that the system can determine faults. This difference between the maximum readable current through the SNS pin, $I_{LOAD,max} \times R_{SNS}$, and the V_{SNSFH} is called the headroom voltage, V_{HR} . The headroom voltage is determined by the system but is important so that there is a difference between the maximum readable current and a fault condition. Therefore, the maximum R_{SNS} value has to be the V_{SNSFH} minus the V_{HR} times the sense current ratio, K_{SNS} divided by the maximum load current the system must measure, $I_{LOAD,max}$. Use the following equation to see the boundary equation.

$$V_{ADC,min} \times K_{SNS} \div I_{LOAD,min} \leq R_{SNS} \leq (V_{SNSFH} - V_{HR}) \times K_{SNS} \div I_{LOAD,max} \quad (1)$$




Figure 8-1. Voltage Indication on the Current-Sense Pin

The maximum current the system wants to read, $I_{LOAD,max}$, must be below the current-limit threshold because after the current-limit threshold is tripped the V_{SNS} value goes to V_{SNSFH} . Additionally, currents being measured can be up to the maximum ILIM value but the current sense output accuracy is not specified above the maximum rated value in the Current Sense Characteristics.




Figure 8-2. Current-Sense and Current-Limit Block Diagram

Because this scheme adapts based on the voltage coming in from the MCU, there is no need to have a Zener diode on the SNS pin to protect from high voltages.

8.3.2 Programmable Current Limit

A high-accuracy current limit allows higher reliability, which protects the power supply during short circuit or power up. Also, a high-accuracy current limit can save system costs by reducing PCB traces, connector size, and the capacity of the preceding power stage.

Current limit offers protection from over-stressing to the load and integrated power FET. Current limit holds the current at the set value, and pulls up the SNS pin to V_{SNSFH} and asserts the FAULT pin as diagnostic reports. The device can be configured to any one of the three current-limit thresholds explained below, based on I_{LIM} pin connection. The typical deglitch time for the current limit to assert is 2.5 μ s.

- External programmable current limit: An external resistor, R_{ILIM} is used to set the channel current limit. When the current through the device exceeds I_{LIM} (current limit threshold), a closed loop steps in immediately. V_{GS} voltage regulates accordingly, leading to the V_{DS} voltage regulation. When the closed loop is set up, the current is clamped at the set value. The external programmable current limit provides the capability to set the current-limit value by application. It is recommended to set R_{ILIM} from 10k Ω to 50k Ω , to achieve K_{CL} tolerance as specified in [Section 6.5](#).

Additionally this value can be dynamically changed by changing the resistance on the ILIM pin. This can be seen in the [Applications Section](#).

- Internal current limit: When I_{LIM} pin is shorted to ground, the device current limit is internally fixed to 16A. To use the device for large-current applications, tie the I_{LIM} pin directly to the device GND.
- Internal current limit: When I_{LIM} pin open, the device current limit is internally fixed to 8A. This level is still above the nominal operation for the device to operate in DC steady state but is low enough that if a pin fault occurs and the R_{ILIM} opens up, the current does not default to the highest rating and put additional stress on the power supply.

Note that if a GND network is used (which leads to the level shift between the device GND and board GND), the ILIM pin must be connected with device GND. Calculate R_{ILIM} with [Equation 2](#).

$$R_{ILIM} = \frac{K_{CL}}{I_{LIM}} \quad (2)$$

For better protection from a hard short-to-GND condition (when V_S and input are high and a short to GND happens suddenly), an open-loop fast-response behavior is set to turn off the channel, before the current-limit closed loop is set up. With this fast response, the device can achieve better inrush-suppression performance. For more information about this current limiting feature, see [Section 8.3.5.1](#).

8.3.2.1 Capacitive Charging

[Figure 8-3](#) shows the typical set up for a capacitive load application and the internal blocks that function when the device is used. Note that all capacitive loads have an associated "load" in parallel with the capacitor that is described as a resistive load but in reality it can be inductive or resistive.




Figure 8-3. Capacitive Charging Circuit

The first thing to check is that the nominal DC current, I_{NOM} , is acceptable for the TPS1HTC30-Q1 device. This can easily be done by taking the $R_{\theta JA}$ from the [Thermal Information](#) and multiplying the R_{ON} of the TPS1HTC30-Q1 and the I_{NOM} with it, add the ambient temperature and if that value is below the thermal shutdown value, then the device can operate with that load current. For an example of this calculation see the [Section 9.2](#).

The second key care about for this application is to make sure that the capacitive load can be charged up completely without the device hitting thermal shutdown. This is because if the device hits thermal shutdown during the charging, the resistive nature of the load in parallel with the capacitor starts to discharge the capacitor over the duration the TPS1HTC30-Q1 is off. Note that there are some applications with high enough load impedance that the TPS1HTC30-Q1 hitting thermal shutdown and trying again is acceptable; however, for the majority of applications the system must be designed so that the TPS1HTC30-Q1 does not hit thermal shutdown while charging the capacitor.

With the current clamping feature of the TPS1HTC30-Q1, capacitors can be charged up at a lower inrush current than other high current limit switches. This lower inrush current means that the capacitor takes a little longer to charge all the way up.

For more information about capacitive charging with high side switches, see the [How to Drive Resistive, Inductive, Capacitive, and Lighting Loads](#) application note. This application note has information about the thermal modeling available along with quick ways to estimate if a high side switch is able to charge a capacitor to a given voltage.

8.3.3 Inductive-Load Switching-Off Clamp

When an inductive load is switching off, the output voltage is pulled down to negative, due to the inductance characteristics. The power FET can break down if the voltage is not clamped during the current decay period. To protect the power FET in this situation, an internal drain to gate clamp, namely the $V_{DS,clamp}$ is used to clamp the voltage between the drain and source of the device.

$$V_{DS,clamp} = V_{BAT} - V_{OUT} \quad (3)$$

During the current-decay period (T_{DECAY}), the power FET is turned on for inductive energy dissipation. Both the energy of the power supply (E_{BAT}) and the load (E_{LOAD}) are dissipated on the high-side power switch itself, which is called E_{HSD} . If resistance is in series with inductance, some of the load energy is dissipated in the resistance.

$$E_{HSD} = E_{BAT} + E_{LOAD} = E_{BAT} + E_L - E_R \quad (4)$$

From the high-side power switch view, E_{HSD} equals the integration value during the current decay period.

$$E_{HSD} = \int_0^{T_{DECAY}} V_{DS,clamp} \times I_{OUT}(t) dt \quad (5)$$

$$T_{\text{DECAY}} = \frac{L}{R} \times \ln \left[\frac{R \times I_{\text{OUT(MAX)}} + |V_{\text{OUT}}|}{|V_{\text{OUT}}|} \right] \tag{6}$$

$$E_{\text{HSD}} = L \times \frac{V_{\text{BAT}} \times |V_{\text{OUT}}|}{R^2} \times \left(R \times I_{\text{OUT(MAX)}} - |V_{\text{OUT}}| \ln \left[\frac{R \times I_{\text{OUT(MAX)}} + |V_{\text{OUT}}|}{|V_{\text{OUT}}|} \right] \right) \tag{7}$$

When R approximately equals 0, E_{HSD} can be given simply as:

$$E_{\text{HSD}} = \frac{1}{2} \times L \times I_{\text{OUT(MAX)}}^2 \frac{V_{\text{BAT}} \times |V_{\text{OUT}}|}{R^2} \tag{8}$$




Figure 8-4. Driving Inductive Load




Figure 8-5. Inductive-Load Switching-Off Diagram

As discussed previously, when switching off, battery energy and load energy are dissipated on the high-side power switch, which leads to the large thermal variation. For each high-side power switch, the upper limit of the maximum safe power dissipation depends on the device intrinsic capacity, ambient temperature, and board dissipation condition.

8.3.4 Inductive Load Demagnetization

When switching off an inductive load, the inductor can impose a negative voltage on the output of the switch. The device includes voltage clamps between VS and VOUT to limit the voltage across the FETs and demagnetize load inductance if there is any. The negative voltage applied at the OUT pin drives the discharge of inductor current. [Figure 8-6](#) shows the device discharging a 400mH load.




Figure 8-6. TPS1HTC30 Inductive Discharge (400mH)

The maximum acceptable load inductance is a function of the energy dissipated in the device and therefore the load current and the inductive load. The maximum energy and the load inductance the device can withstand for one pulse inductive dissipation at 125°C is shown in Figure 8-7. The device can withstand 40% of this energy for one million inductive repetitive pulses with a >4Hz repetitive pulse. If the application parameters exceed this device limit, use a protection device like a freewheeling diode to dissipate the energy stored in the inductor.




Figure 8-7. TPS1HTC30 Inductive Load Discharge Energy Capability at 125°C

8.3.5 Full Protection and Diagnostics

Current Sensing is active when DIAG_EN enabled. When DIAG_EN is low, current sense is disabled. The SNS output is in high-impedance mode.

Table 8-1. DIAG_EN Logic Table

DIAG_EN	EN Condition	SNS	FAULT	Protections and Diagnostics
HIGH	HIGH	See Fault Table	See Fault Table	See Fault Table
	LOW			
LOW	HIGH	High Impedance	See Fault Table	FAULT pin monitors fault condition and SNS output is set to high impedance. Protection is normal.
	LOW		High Impedance	Diagnostics disabled, Protection is normal.

Table 8-2. Fault Table

Conditions	EN	VOUT	FAULT (with external pull-up)	SNS (with DIAG_EN high)	Behavior	Recovery
Normal	L	L	H	0	Normal	
	H	H	H	I_{Load} / K_{SNS}	Normal	
Overcurrent	H	$V_S - I_{LIM} * R_{LOAD}$	L	V_{SNSFH}	Holds the current at the current limit until thermal shutdown	
Overvoltage (Applicable only for TPS1HTC30)	H	H → L	L	V_{SNSFH}	Channel turns off if $V_S > V_{S,OVPR}$, turns back on if $V_S < V_{S,OVPRF}$	
STG, Relative Thermal Shutdown, Absolute Thermal Shutdown	H	H → L	L	V_{SNSFH}	Shuts down when devices hits relative or absolute thermal shutdown	Auto retries when T_{HYS} is met and time has been longer than t_{RETRY} amount of time
Open load	H	H	H	$I_{Load} / K_{SNS} = \text{approximately } 0$	Normal behavior, user can judge if it is an open load or not	
	L	H	L	V_{SNSFH}	Internal pullup resistor is active. If $V_S - V_{OUT} < V_{OL}$ then fault active	Clears when fault goes away
Reverse Polarity	x	x	x	x	Channel turns on to lower power dissipation. Current into ground pin is limited by external ground network	

8.3.5.1 Short-Circuit and Overload Protection

TPS1HTC30-Q1 provides output short-circuit protection to make sure that the device prevents current flow in the event of a low impedance path to GND, removing the risk of damage or significant supply droop. The device is specified to protect against short-circuit events regardless of the state of the ILIM pins and with up to 60V supply at 125°C.

Figure 8-8 shows the behavior of TPS1HTC30-Q1 when a short-circuit occurs and the device is in the on-state and already outputting current. When the internal pass FET is fully enabled, the current clamping settling time is slower so to make sure overshoot is limited, the device implements a fast trip level at a level I_{OVCR} . When this fast trip threshold is hit, the device immediately shuts off for a short period of time before quickly re-enabling and clamping the current to I_{CL} level after a brief transient overshoot to the higher peak current (I_{CL_ENPS}) level. The device then keeps the current clamped at the regulation current limit until the thermal shutdown temperature is hit and the device safely shuts off.




Figure 8-8. On-State Short-Circuit Behavior

Overload Behavior shows the behavior of the TPS1HTC30-Q1 when there is a small change in impedance that sends the load current above the I_{CL} threshold. The current rises to I_{CL_LINPK} above the regulation level. Then the current limit regulation loop kicks in and the current drops to the I_{CL} value.




Figure 8-9. Overload Behavior

In all of these cases, the internal thermal shutdown is safe to hit repetitively. There is no device risk or lifetime reliability concerns from repeatedly hitting this thermal shutdown level.

8.3.5.2 Open-Load Detection

When the main channel is enabled faults are diagnosed by reading the voltage on the SNS pin and judged by the user.

In the off state, if a load is connected, the output voltage is pulled to 0V. In the case of an open load, the output voltage is close to the supply voltage, $V_S - V_{OUT} < V_{ol,off}$. The FLT pin goes low to indicate the fault to the MCU, and the SNS pin is pulled up to V_{SNSFH} . There is always a leakage current $I_{ol,off}$ present on the output, due to the internal logic control path or external humidity, corrosion, and so forth. Thus, TI implemented an internal pullup resistor to offset the leakage current. This pullup current must be less than the output load current to avoid false detection in the normal operation mode. To reduce the standby current, TI implemented a switch in series with the pullup resistor controlled by the DIAG_EN pin. The pull up resistor value is $R_{pu} = 150k\Omega$.




Figure 8-10. Open-Load Detection Circuit

8.3.5.3 Thermal Protection Behavior

The thermal protection behavior can be split up into three categories of events that can happen. Figure 8-11 shows each of these categories.

1. **Relative thermal shutdown:** The device is enabled into an overcurrent event. The DIAG_EN pin is high so that diagnostics can be monitored on SNS and FLT (however, DIAG_EN being high is not necessary for all protection features to function). The output current rises up to the I_{LIM} level and the FLT goes low while the SNS goes to V_{SNSFH} . With this large amount of current going through, the junction temperature of the FET increases rapidly with respect to the controller temperature. When the power FET temperature rises T_{REL} amount above the controller junction temperature $\Delta T = T_{FET} - T_{CON} > T_{REL}$, the device shuts down. The faults are continually shown on SNS and FLT and the part waits for the t_{RETRY} timer to expire. When t_{RETRY} timer expires, because the LATCH pin is low and EN is still high, the device comes back on into this I_{LIM} condition.
2. **Absolute thermal shutdown:** The device is still enabled in an overcurrent event with DIAG_EN high and LATCH still low. However, in this case the junction temperature rises up and hits an absolute reference temperature, T_{ABS} , and then shuts down. The device does not recover until both $T_J < T_{ABS} - T_{hys}$ and the t_{RETRY} timer has expired.
3. **Latch-off mode:** The device is enabled into an overcurrent event. The DIAG_EN pin is high so that diagnostics can be monitored on SNS and FLT. The output current rises up to the I_{LIM} level and the FLT goes low while the SNS goes to V_{SNSFH} . If the part shuts down due to a thermal fault, either relative thermal shutdown or absolute thermal shutdown, the device does not enable the channel until either the LATCH pin OR the EN pin is toggled.




Figure 8-11. Thermal Behavior

8.3.5.4 Overvoltage (OVP) Protection

The TPS1HTC30-Q1 monitors the supply voltage V_S to prevent unpredictable behaviors in the event that the supply voltage is too high. When the supply increases beyond $V_{S,OVP\overline{R}}$, the output stage is shut down automatically. When the supply falls below $V_{S,OVP\overline{F}}$, the device turns on. The TPS1HTC30-Q1 integrates a deglitcher to avoid immediate output shutoff from OVP due to short transient events brought about by inductive load oscillations. The TPS1HTC30C-Q1 does not integrate OVP protection and does not turn the device off when higher voltages are present on V_S .

8.3.5.5 UVLO Protection

The device monitors the supply voltage V_S to prevent unpredictable behaviors in the event that the supply voltage is too low. When the supply voltage falls down to $V_{UVLO\overline{F}}$, the output stage is shut down automatically. When the supply rises up to $V_{UVLO\overline{R}}$, the device turns on. If an overcurrent event trips the UVLO threshold, the device shuts off and comes back on into a current limit normally.

8.3.5.6 Reverse Polarity Protection

Method 1: Blocking diode connected with V_S . Both the device and load are protected when in reverse polarity. The blocking diode does not allow any of the current to flow during reverse battery condition.




Figure 8-12. Reverse Protection With Blocking Diode

Method 2 (GND network protection): Only the high-side device is protected under this connection. The load reverse current is limited by the impedance of the load. When reverse polarity happens, the continuous reverse current through the power FET must not make the heat build up be greater than the absolute maximum junction temperature. This can be calculated using the $R_{ON(REV)}$ value and the $R_{\theta JA}$ specification. In the reverse battery condition, the FET must turn on to lower the power dissipation. This action is achieved through the path from EN to system ground where the positive voltage is being applied. No matter what types of connection are between the device GND and the board GND, if a GND voltage shift happens, verify that the following proper connections for the normal operation:

- Connect the current limit programmable resistor to the device GND.




Figure 8-13. Reverse Protection With GND Network

- **Recommendation – resistor and diode in parallel:** A peak negative spike can occur when the inductive load is switching off, which can damage the HSS or the diode. So, TI recommends a resistor in parallel with the diode when driving an inductive load. The recommended selection are a 1kΩ resistor in parallel with an $I_F > 100\text{mA}$ diode. If multiple high-side switches are used, the resistor and diode can be shared among devices. In this case, combined I_{GND} of multiple high-side switches needs to be considered while determining the ground resistor and ground diode.
- **Ground Resistor:** The higher resistor value contributes to a better current limit effect when the reverse battery or negative ISO pulses.

$$R_{GND} \geq \frac{(-V_{CC})}{(-I_{GND})} \quad (9)$$

where

- $-V_{CC}$ is the maximum reverse battery voltage (can come from ISO 7637 pulse 1 and 3a testing).
- $-I_{GND}$ is the maximum reverse current the ground pin can withstand, which is available in [Section 6.1](#).
- **Ground Diode:** A diode is needed to block the reverse voltage, which also brings a ground shift ($\approx 600\text{mV}$). Additionally, the diode must be $\approx 300\text{V}$ reverse voltage for the ISO 7637 pulse 1 and 3a testing so that the diode does not get biased.

8.3.5.7 Protection for MCU I/Os

In many conditions, such as the negative ISO pulse, or the loss of battery with an inductive load, a negative potential on the device GND pin can damage the MCU I/O pins [more likely, the internal circuitry connected to the pins]. Therefore, the serial resistors between MCU and HSS are required.

Also, for proper protection against loss of GND, TI recommends $5\text{k}\Omega$ resistance for the RPROT resistors.




Figure 8-14. MCU IO Protections

8.3.6 Diagnostic Enable Function

The diagnostic enable pin, DIAG_EN, offers multiplexing of the microcontroller diagnostic input for current sense or digital status, by sharing the same sense resistor and ADC line or I/O port among multiple devices.

In addition, during the output-off period, the diagnostic disable function lowers the current consumption for the standby condition. The three working modes in the device are normal mode, standby mode, and standby mode with diagnostic. If off-state power saving is required in the system, the standby current is $< 500\text{nA}$ with DIAG_EN low. If the off-state diagnostic is required in the system, the typical standby current is around 1mA with DIAG_EN high.

8.4 Device Functional Modes

8.4.1 Working Mode

The three working modes in the device are normal mode, standby mode, and standby mode with diagnostic. If an off-state power saving is required in the system, the standby current is less than 500nA with EN and DIAG_EN low. If an off-state diagnostic is required in the system, the typical standby current is around 1.2mA with DIAG_EN high. Note that to enter standby mode requires IN low and $t > t_{\text{STBY}}$. t_{STBY} is the standby-mode deglitch time, which is used to avoid false triggering or interfere with PWM switching. [Figure 8-15](#) shows a work-mode state-machine state diagram.




Figure 8-15. Work-Mode State Machine

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The following discussion notes how to implement the device in a typical application with recommended external components.

9.2 Typical Application

Figure 9-1 shows an example of how to design the external circuitry parameters.




Figure 9-1. Typical Application Circuitry

9.2.1 Design Requirements

Component	Description	Purpose
TVS	SMBJ60CA (optional)	Filter voltage transients coming from battery (ISO7637-2)
CVS	220nF (optional)	Better EMI performance
CIC	100nF	Minimal amount of capacitance on input for EMI mitigation
CBULK	10uF (optional)	There to hold the rail for the LDO; however, helps to filter voltage transients on supply rail. Not a requirement.
RPROT	10kΩ	Protection resistor for microcontroller and device I/O pins
RILIM	10kΩ – 50kΩ	Set current limit threshold
RSNS	1kΩ	Translate the sense current into sense voltage.
CFILTER	100nF	Coupled with RPROT on the SNS line creates a low pass filter to filter out noise going into the ADC of the MCU
CVOUT	22nF	Improves EMI performance, filtering of voltage transients
RGND	1kΩ	Stabilize GND potential during turn-off of inductive load
DGND	BAS21J Diode	Keeps GND close to system ground during normal operation

9.2.2 Detailed Design Procedure

To keep maximum voltage on the SNS pin at an acceptable range for the system, use the following equation to calculate the R_{SNS} . To achieve better current sense accuracy, a 1% accuracy or better resistor is preferred.

$$(V_{SNSFH} - V_{HR}) \times K_{SNS} \div I_{LOAD,max} \leq V_{ADC,min} \times K_{SNS} \div I_{LOAD,min} \quad (10)$$

Table 9-1. Typical Application

Parameter	Value
V_{DIAG_EN}	5V
$I_{LOAD,max}$	5A
$I_{LOAD,min}$	20mA
$V_{ADC,min}$	5mV
V_{HR}	1V

For this application, an R_{SNS} value of approximately 1k Ω can be selected to satisfy the equation requirements.

$$5mV \times 1300 \div 20mA \leq \cong 1k\Omega \leq (5V - 1V) \times 1300 \div 5A \quad (11)$$

In other applications, more emphasis can be put on the lower end measurable values which increases R_{SNS} . Likewise, if the higher currents are of more interest the R_{SNS} can be decreased.

Having the maximum SNS voltage scale with the $DIAG_EN$ voltage removes the need for a Zener diode on the SNS pin going to the ADC.

To set the programmable current limit value at 6A, use the following equation to calculate the R_{ILIM} .

$$R_{ILIM} = \frac{K_{CL}}{I_{LIM}} = \frac{100}{6} = 16.6k\Omega \quad (12)$$

The following factors can affect initial current limiting:

- Application – short to ground or capacitive charging
- High VDS such as 48V
- High load/inrush currents (for example, large capacitors)

Please see the [Short-Circuit and Overload Protection](#) section for a more detailed explanation.

TI recommends $R_{PROT} = 10k\Omega$ to ensure the current going into the digital pins (EN, $DIAG_EN$, LATCH) is limited.

TI recommends a 1k Ω resistor and $\cong 300V$ reverse voltage and $I_F > 100mA$ diode for the GND network.

9.2.2.1 Dynamically Changing Current Limit

The current limit threshold can be changed dynamically by altering the resistance going from the current limit pin to the ground of the device easily. This alteration allows the system to have a different current limit for start-up, when there can be significant inrush current, and during normal operation. The way this is commonly done is by putting two resistors in parallel on the $ILIM$ pin and having a switch to enable or disable one of the resistors. This set-up can be seen in [Figure 9-2](#). Alternatively, a digital potentiometer can be used to adjust the impedance on the $ILIM$ pin easily. Take care so that the capacitance on the $ILIM$ pin is below approximately 100pF to keep the current regulation loop stable. The most common application where this feature is useful is capacitive loads.




Figure 9-2. Dynamic Changing Current Limit Setup

In a capacitive charging case, the initial current to charge the capacitor is the inrush current. Depending on the system requirements, dynamically changing the current limit can help either charge up a capacitor faster or charge up a larger capacitor. To allow a higher inrush level of current through in the beginning, the switch can be closed making the current limit be according to the equation below.

$$I_{LIM2} = K_{CL} \frac{(R_{ILIM1} + R_{ILIM2})}{(R_{ILIM1} \times R_{ILIM2})} \quad (13)$$

When the inrush event is over and the output voltage is charged up, the switch opens and the current limit is just the R_{ILIM1} equivalent level. Figure 9-3 shows this timing.




Figure 9-3. Capacitive Charging Changing Current Limit

Alternatively, if the switch is open, the current limit starts out at a lower value and then the switch can be closed when the capacitance gets charged up. This lower current limit level allows higher value capacitance to be charged up. The timing diagram can be seen in Figure 9-4.




Figure 9-4. Large Capacitive Charging Changing Current Limit

9.2.3 Application Curves

Figure 9-5 shows a test example of a discharging a 400mH inductor. Test conditions: $V_S = 24V$, input is high to low, load is 400mH.




Figure 9-5. 400mH Inductive Load Driving (TPS1HTC30-Q1)

9.3 Power Supply Recommendations

The device is qualified for both automotive and industrial applications. The normal power supply connection is a 24V automotive system. The supply voltage must be within the range specified in the [Recommended Operating Conditions](#).

Table 9-2. Voltage Operating Ranges

VS Voltage Range	Note
6V to 10V	Extended lower 24V automotive battery operation such as cold crank and start-stop. Device is fully functional and protected but some parametrics such as R_{ON} , current sense accuracy, current limit accuracy and timing parameters can deviate from specifications. Check the individual specifications in the Electrical Characteristics to confirm the voltage range it is applicable for.
10V to 32V	Nominal 24V automotive battery voltage range. All parametric specifications apply and the device is fully functional and protected.
32V to 60V	Extended upper 24V automotive battery operation such as double battery. Device is fully functional and protected but some parametrics such as timing parameters can deviate from specifications. Check the individual specifications in the Electrical Characteristics to confirm the voltage range it is applicable for.
60V	24V battery load dump voltage. Device is operational and lets the pulse pass through without being damaged and is fully protect against short circuits.
70V	Maximum DC rating for the TPS1HTC30C-Q1. Device is operational and lets the pulse pass through without being damaged.

9.4 Layout

9.4.1 Layout Guidelines

To prevent thermal shutdown, T_J must be less than 150°C. If the output current is very high, the power dissipation can be large. The HTSSOP package has good thermal impedance. However, the PCB layout is very important. Good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major heat-flow path from the package to the ambient is through the copper on the PCB. Maximum copper is extremely important when there are not any heat sinks attached to the PCB on the other side of the board opposite the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- Make sure all thermal vias are either be plated shut or plugged and capped on both sides of the board to prevent solder voids. To make sure of reliability and performance, the solder coverage must be at least 85%.

9.4.2 Layout Example

9.4.2.1 Without a GND Network

Without a GND network, tie the thermal pad directly to the board GND copper for better thermal performance.




Figure 9-6. Layout Without a GND Network

9.4.2.2 With a GND Network

With a GND network, tie the thermal pad with a single trace through the GND network to the board GND copper.




Figure 9-7. Layout With a GND Network

9.4.2.3 Thermal Considerations

This device possesses thermal shutdown (TABS) circuitry as a protection from overheating. For continuous normal operation, the junction temperature must not exceed the thermal-shutdown trip point. If the junction temperature exceeds the thermal-shutdown trip point, the output turns off. When the junction temperature falls below the thermal-shutdown trip point, the output turns on again.

Calculate the power dissipated by the device according to [Equation 14](#).

$$P_T = I_{OUT}^2 \times R_{DS(on)} + V_S \times I_{NOM} \quad (14)$$

where

- P_T = Total power dissipation of the device

After determining the power dissipated by the device, calculate the junction temperature from the ambient temperature and the device thermal impedance.

$$T_J = T_A + R_{\theta JA} \times P_T \quad (15)$$

For more information, see the [How to Drive Resistive, Inductive, Capacitive, and Lighting Loads](#) application note.

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

- Texas Instruments, [How to Drive Resistive, Inductive, Capacitive, and Lighting Loads](#) application note
- Texas Instruments, [Charging Capacitive Loads with Smart High-Side Switches](#) application note

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (September 2023) to Revision A (May 2026)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document	1
• Added TPS1HTC30C-Q1 throughout the document.....	1
• Added 48V automotive systems to features.....	1
• Updated description.....	1
• Added device comparison table.....	3
• Updated current limit characteristics and latch pin characteristics in electrical characteristics.....	7
• Updated programmable current limit.....	18
• Updated full protection and diagnostics section.....	21
• Updated reverse polarity protection.....	26
• Updated detailed design procedure.....	30
• Deleted Initial Short-to-GND Waveform figure and description from application curves.....	32
• Added 70V VS voltage range to power supply recommendations.....	33

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025