







# TPS22999 4.5-V, 1.5-A, 7.5-mΩ On-Resistance Fast Turn-On Load Switch With **Regulated Inrush Current**

#### 1 Features

- Input operating voltage range (V<sub>IN</sub>): 0.1 V 4.5 V
- Bias voltage range: 2.3 V 5.5 V
- Maximum continuous current: 1.5 A
- ON-resistance ( $R_{ON}$ ): 7.5 m $\Omega$  (typical)
- Regulated inrush current
- Integrated quick output discharge: 5.3  $\Omega$
- Open drain Power-Good (PG) signal
- Turn-on time:  $< 200 \mu s$  at  $V_{IN} = 1.0 V$
- Thermal shutdown
- VBIAS undervoltage lockout (UVLO)
- Low power consumption:
  - ON state (I<sub>O</sub>): 10 μA (typical)
  - OFF state (I<sub>SD</sub>): 2.7 μA (typical)
- Smart EN pin pulldown (R<sub>PD.EN</sub>)
  - EN ≥ V<sub>IH</sub> (I<sub>ON</sub>): 25 nA (typical)
  - EN ≤  $V_{IL}$  ( $R_{PD.ON}$ ): 500 kΩ (typical)

## 2 Applications

- Wearables
- Solid state drive
- PC and notebooks
- **Industrial PC**
- Optical module

## 3 Description

The TPS22999 is a single-channel load switch that is designed to achieve a fast turn-on time while keeping a low inrush current The device contains an N-channel MOSFET that can operate over an input voltage range of 0.1 V to  $V_{BIAS}$  -1.0 V and can support a maximum continuous current of 1.5 A.


The switch is controlled by an enable pin (EN), which is capable of interfacing directly with low voltage GPIO signals ( $V_{IH}$  = 0.8 V). The TPS22999 device has an integrated 5.3-Ω quick output discharge path when the switch is turned off to enable reliable system operation. There is a Power-Good (PG) signal on the device that indicates when the main MOSFET has fully settled to the lowest resistance path, which can be used to enable a downstream load. Integrated thermal shutdown makes sure of protection in high temperature environments.

The TPS22999 is available in a 0.35 mm pitch, 8-pin WCSP package (YCH) and is characterized for operation over the free-air temperature range of -40°C to +105°C.


#### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)		
TPS22999	YCH (DSBGA, 8)	1.4 mm × 0.7 mm		

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**TPS22999 Block Diagram** 



**TPS22999 Typical Application** 



# **Table of Contents**

12	eatures1
12	pplications1
14	escription1
tion15	in Configuration and Functions3
15	pecifications4
15	.1 Absolute Maximum Ratings4
dations16	5.2 ESD Ratings 4
16	i.3 Recommended Operating Conditions4
Support18	6.4 Thermal Information5
ocumentation Updates18	5.5 Electrical Characteristics (VBIAS = 5.5 V)5
18	6.6 Electrical Characteristics (VBIAS = 3.4 V)6
18	5.7 Electrical Characteristics (VBIAS = 2.3 V)7
aution18	5.8 Switching Characteristics8
18	i.9 Timing Diagrams10
18	.10 Typical Characteristics11
d Orderable	etailed Description12
19	5.1 Overview
Support	3.3 Recommended Operating Conditions



# **4 Pin Configuration and Functions**




Figure 4-1. TPS22999 YCH Package, 8-Pin DSBGA (Top View)

**Table 4-1. Pin Functions** 

PIN		TYPE(1)	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
VBIAS	A1	I	Device bias supply. Connect a 0.1-µF capacitor to ground.
GND	A2	_	Device ground
VIN	B1, C1	ı	Switch input
VOUT	B2, C2	0	Switch output
EN	D1	I	Switch enable
PG	D2	0	Open drain power-good signal, asserted low when the MOSFET has been fully enhanced. Connect to ground if unused.

(1) I = input, O = output

## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	-0.3	6	V
V <sub>OUT</sub>	Output voltage	-0.3	V <sub>IN</sub> + 0.3	V
V <sub>BIAS</sub>	Bias voltage	-0.3	6	V
V <sub>EN</sub> , V <sub>PG</sub>	Control pin voltage	-0.3	6	V
I <sub>MAX</sub>	Maximum current		1.5	Α
I <sub>MAX_PLS</sub>	Maximum current (24 hours)		4.5	Α
TJ	Junction temperature		Internally Limited	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JS-002, all pins <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage	0.1	V <sub>BIAS</sub> – 1.0	V
V <sub>OUT</sub>	Output voltage, EN > V <sub>IH</sub>	0.1	V <sub>IN</sub>	V
V <sub>BIAS</sub>	Bias voltage	2.3	5.5	V
V <sub>IH</sub>	EN pin high voltage range	0.8	5.5	V
V <sub>IL</sub>	EN pin low voltage range	0	0.35	V
C <sub>OUT</sub>	Output capacitor <sup>(1)</sup>	0	70	μF
$V_{PG}$	PG pin voltage	0	5.5	V
T <sub>A</sub>	Ambient temperature	-40	105	°C

(1) Effective output capacitance required for stability



## **5.4 Thermal Information**

		TPS22999	
THERMAL METRIC <sup>(1)</sup> (2)		YCH (DSBGA)	UNIT
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	121.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	34.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.4	°C/W
$Y_{JB}$	Junction-to-board characterization parameter	34.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 5.5 Electrical Characteristics (VBIAS = 5.5 V)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
Power Consumpti	on					'	
			25°C		2.7		μA
I <sub>SD,VBIAS</sub>	VBIAS shutdown current	EN = 0 V	–40°C to 85°C			4	μA
			–40°C to 105°C			5	μA
			25°C		10		μA
$I_{Q,VBIAS}$	/BIAS quiescent current EN > V <sub>IH</sub>	–40°C to 85°C			18	μΑ	
			–40°C to 105°C			20	μΑ
			25°C		0.1		μA
$I_{Q,VIN}$	VIN quiescent current	EN > V <sub>IH</sub>	-40°C to 85°C			1	μA
			-40°C to 105°C			1.5	μA
			25°C		0.1		μA
I <sub>SD,VIN</sub>	VIN shutdown current	EN = 0 V, V <sub>IN</sub> = 4.5 V	-40°C to 85°C		,	1	μA
		7.5 V	-40°C to 105°C			3	μA
I <sub>EN</sub>	EN pin leakage	EN = VBIAS	-40°C to 105°C		0.1		μA
Performance	ı	I				l	-

<sup>(2)</sup> The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.



## 5.5 Electrical Characteristics (VBIAS = 5.5 V) (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		7.5		mΩ
		VIN = 4.5 V	–40°C to 85°C		,	12	mΩ
		-	-40°C to 105°C			15	mΩ
		25°C	25°C		7.5		mΩ
		VIN = 3.3 V	–40°C to 85°C			12	mΩ
			–40°C to 105°C			15	mΩ
			25°C		7.5		mΩ
		VIN = 1.8 V	–40°C to 85°C			12	mΩ
D.	On-resistance		-40°C to 105°C			15	mΩ
R <sub>ON</sub>	VIN = 1.0 V 25°C -40°C to 85°C -40°C to 105°C		25°C		7.5		mΩ
		VIN = 1.0 V	-40°C to 85°C			12	mΩ
		–40°C to 105°C			15	mΩ	
			25°C		7.5		mΩ
		VIN = 0.78 V	-40°C to 85°C			12	mΩ
			-40°C to 105°C	,		15	mΩ
			25°C		7.5		mΩ
		VIN = 0.5 V	-40°C to 85°C			12	mΩ
			-40°C to 105°C			15	mΩ
$V_{OL,PG}$	Power-Good VOL	I <sub>PG</sub> = 500uA	-40°C to 105°C	,		0.2	V
		Falling	-40°C to 105°C	1.65	1.85	2.05	V
V <sub>BIAS_UVLO</sub>	V <sub>BIAS</sub> undervoltage lockout	Hysteresis	-40°C to 105°C		0.150		V
		Rising	-40°C to 105°C	1.8	2.0	2.2	V
1	Degulated invited attract	C <sub>L</sub> = 60uF, V <sub>IN</sub> ≤ 1	-40°C to 105°C		0.95	1.33	Α
I <sub>INRUSH</sub>	Regulated inrush current	C <sub>L</sub> = 60uF, V <sub>IN</sub> > 1 V	-40°C to 105°C		0.95	1.4	Α
V <sub>HYS,EN</sub>	Enable pin hysteresis	VIN = 4.5 V	-40°C to 105°C		75		mV
D	Congret mulldown Dooi-t	EN < V	25°C		500		kΩ
$R_{PD,EN}$	Smart pulldown Resistance	EN < V <sub>IL</sub>	–40°C to 105°C			750	kΩ
D	COD register	V(N) ( 2 ) (	25°C		5.3		Ω
$R_{QOD}$	QOD resistance	VIN = 1.0 V	-40°C to 105°C			10	Ω
Protection	'	'	1				
TSD	Thermal shutdown		-	116	131	146	°C

## 5.6 Electrical Characteristics (VBIAS = 3.4 V)

over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT	
Power Consumption								
			25°C		2.2		μA	
I <sub>SD,VBIAS</sub>	VBIAS shutdown current	EN = 0 V	–40°C to 85°C			4	μA	
			-40°C to 105°C			5	μΑ	

# 5.6 Electrical Characteristics (VBIAS = 3.4 V) (continued)

over operating free-air temperature range (unless otherwise noted).

		CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		10		μΑ
Q,VBIAS	VBIAS quiescent current	EN > V <sub>IH</sub>	–40°C to 85°C			18	μA
			–40°C to 105°C			20	μΑ
			25°C		0.1		μΑ
Q,VIN	VIN quiescent current	EN > V <sub>IH</sub>	–40°C to 85°C			1	μΑ
			–40°C to 105°C			1.5	μA
			25°C		0.1		μA
SD,VIN	VIN shutdown current	$EN = 0 \text{ V}, \text{ V}_{IN} = 2.4 \text{ V}$	–40°C to 85°C			1	μA
		Z.7 V	–40°C to 105°C			2	μA
EN	EN pin leakage	EN = VBIAS	–40°C to 105°C		0.1		μA
Performance	-		1				
			25°C		7.5		mΩ
		VIN = 2.4 V	–40°C to 85°C			12	mΩ
			–40°C to 105°C			15	mΩ
			25°C		7.5		mΩ
		VIN = 1.8 V	–40°C to 85°C			12	mΩ
			–40°C to 105°C			15	mΩ
		VIN = 1.0 V	25°C		7.5		mΩ
R <sub>ON</sub>	On-resistance		–40°C to 85°C			12	mΩ
			–40°C to 105°C			15	mΩ
		VIN = 0.78 V	25°C		7.5		mΩ
			–40°C to 85°C			12	mΩ
			–40°C to 105°C			15	mΩ
			25°C		7.5		mΩ
		VIN = 0.5 V	–40°C to 85°C			12	mΩ
			–40°C to 105°C			15	mΩ
	B 14.45	C <sub>L</sub> = 60 μF, V <sub>IN</sub> ≤ 1 V	-40°C to 105°C		0.95	1.33	Α
INRUSH	Regulated inrush current	C <sub>L</sub> = 60 μF, V <sub>IN</sub> > 1 V	-40°C to 105°C		0.95	1.4	Α
$I_{ m OL,PG}$	Power-Good V <sub>OL</sub>	I <sub>PG</sub> = 500 μA	–40°C to 105°C			0.2	V
V <sub>HYS,EN</sub>	Enable pin hysteresis	VIN = 2.4 V	–40°C to 105°C		75		mV
	Out and modified	ENL ()/	25°C		500		kΩ
R <sub>PD,EN</sub>	Smart pulldown resistance	EN < V <sub>IL</sub>	–40°C to 105°C		,	750	kΩ
_			25°C		8.3		Ω
R <sub>QOD</sub>	QOD resistance	VIN = 1.0 V	–40°C to 105°C			19	Ω
Protection							

## 5.7 Electrical Characteristics (VBIAS = 2.3 V)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
Р	ower Consumption						



## 5.7 Electrical Characteristics (VBIAS = 2.3 V) (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
			25°C		2.1		μA
I <sub>SD,VBIAS</sub>	VBIAS shutdown current	EN = 0 V	–40°C to 85°C			3.5	μA
			-40°C to 105°C			4	μA
			25°C		7.5		μA
$I_{Q,VBIAS}$	VBIAS quiescent current	EN > V <sub>IH</sub>	–40°C to 85°C			18	μA
			–40°C to 105°C			20	μA
			25°C		0.1		μA
$I_{Q,VIN}$	VIN quiescent current	EN > V <sub>IH</sub>	–40°C to 85°C			1	μA
			-40°C to 105°C			1.5	μA
I <sub>SD,VIN</sub>			25°C		0.1		μA
	VIN shutdown current	EN = 0 V, V <sub>IN</sub> = 1.3 V	–40°C to 85°C			1	μA
		1.0 V	-40°C to 105°C			2	μA
I <sub>EN</sub>	EN pin leakage	EN = VBIAS	-40°C to 105°C		0.1		μA
Performance	,	1					
		VIN = 1.3 V	25°C		7.5		mΩ
			–40°C to 85°C			12	mΩ
			-40°C to 105°C			15	mΩ
		VIN = 1.0 V	25°C		7.5		mΩ
	On-resistance		–40°C to 85°C			12	mΩ
D			-40°C to 105°C			15	mΩ
R <sub>ON</sub>		VIN = 0.78 V	25°C		7.5		mΩ
			–40°C to 85°C			12	mΩ
			-40°C to 105°C			15	mΩ
			25°C		7.5		mΩ
		VIN = 0.5 V	–40°C to 85°C			12	mΩ
			-40°C to 105°C			15	mΩ
I <sub>INRUSH</sub>	Regulated inrush current	C <sub>L</sub> = 60 μF	-40°C to 105°C		0.9	1.33	Α
$V_{OL,PG}$	Power-Good VOL	I <sub>PG</sub> = 500 μA	-40°C to 105°C	,	,	0.2	V
V <sub>HYS,EN</sub>	Enable pin hysteresis	VIN = 1.3 V	–40°C to 105°C		75		mV
	One and would decree Book to	ENL 41/	25°C		500		kΩ
$R_{PD,EN}$	Smart pulldown Resistance	EN < V <sub>IL</sub>	–40°C to 105°C			750	kΩ
D	OOD maniet man	V/NI = 4.034	25°C		16		Ω
$R_{QOD}$	QOD resistance	VIN = 1.0 V	–40°C to 105°C			35	Ω
Protection	1	- I			,		
TSD	Thermal shutdown		-	116	131	146	°C

# **5.8 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted). Measured 350 μs after Vbias > 2.3 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN = 4.5	5 V					
tON	Turn ON time	R <sub>L</sub> = 100 Ω, C <sub>L</sub> = 60 μF			440	μs
tRISE	Rise time	R <sub>L</sub> = 100 Ω, C <sub>L</sub> = 60 μF		200		μs
tD	Delay time	R <sub>L</sub> = 100 Ω, C <sub>L</sub> = 60 μF		40		μs



## **5.8 Switching Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted). Measured 350 µs after Vbias > 2.3 V.

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
tFALL Fall time		$R_L = 100 \Omega, C_L = 60 \mu F$	850		μs
tOFF	Turn OFF time	$R_L = 100 \Omega, C_L = 60 \mu F$		5	μs
VIN = 3.	3 V	,		1	
tON	Turn ON time	$R_L = 100 \Omega, C_L = 60 \mu F$		365	μs
tRISE	Rise time	$R_L = 100 \Omega, C_L = 60 \mu F$	170		μs
tD	Delay time	$R_L = 100 \Omega, C_L = 60 \mu F$	30		μs
tFALL	Fall time	$R_L = 100 \Omega, C_L = 60 \mu F$	750		μs
tOFF	Turn OFF time	$R_L = 100 \Omega, C_L = 60 \mu F$		5	μs
VIN = 1.	8 V				
tON	Turn ON time	$R_L = 100 \Omega, C_L = 60 \mu F$		255	μs
tRISE	Rise time	$R_L = 100 \Omega, C_L = 60 \mu F$	95		μs
tD	Delay time	$R_L = 100 \Omega, C_L = 60 \mu F$	30		μs
tFALL	Fall time	$R_L = 100 \Omega, C_L = 60 \mu F$	900		μs
tOFF	Turn OFF time	$R_L = 100 \Omega, C_L = 60 \mu F$		5	μs
VIN = 1.	0 V		<u> </u>	·	
tON	Turn ON time	$R_L = 100 \Omega, C_L = 60 \mu F$		200	μs
tRISE	Rise time	$R_L = 100 \Omega, C_L = 60 \mu F$	60		μs
tD	Delay time	$R_L = 100 \Omega, C_L = 60 \mu F$	27		μs
tFALL	Fall time	$R_L = 100 \Omega, C_L = 60 \mu F$	800		μs
tOFF	Turn OFF time	$R_L = 100 \Omega, C_L = 60 \mu F$		5	μs
VIN = 0.	78 V				
tON	Turn ON time	$R_L = 100 \Omega, C_L = 60 \mu F$		182	μs
tRISE	Rise time	$R_L = 100 \Omega, C_L = 60 \mu F$	40		μs
tD	Delay time	$R_L = 100 \Omega, C_L = 60 \mu F$	30		μs
tFALL	Fall time	$R_L = 100 \Omega, C_L = 60 \mu F$	780		μs
tOFF	Turn OFF time	$R_L = 100 \Omega, C_L = 60 \mu F$		5	μs
VIN = 0.	.5 V			•	
tON	Turn ON time	$R_L = 100 \Omega, C_L = 60 \mu F$		170	μs
tRISE	Rise time	$R_L = 100 \Omega, C_L = 60 \mu F$	30		μs
tD	Delay time	$R_L = 100 \Omega, C_L = 60 \mu F$	27		μs
tFALL	Fall time	$R_L = 100 \Omega, C_L = 60 \mu F$	750		μs
tOFF	Turn OFF time	$R_L = 100 \Omega, C_L = 60 \mu F$		5	μs

Copyright © 2024 Texas Instruments Incorporated



# **5.9 Timing Diagrams**





Figure 5-1. TPS22999 Timing Diagram

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## **5.10 Typical Characteristics**






## 6 Detailed Description

#### 6.1 Overview

The TPS22999 device is a single-channel load switch with a 7.5-m $\Omega$  power MOSFET designed to operate up to 1.5 A. The voltage range is 0.1 V to 4.5 V. The device regulates inrush current upon turn-on while providing a fast turn-on time.

The switch is controlled by an enable pin (EN), which is capable of interfacing directly with low voltage GPIO signals down to the  $V_{IH}$  level of 0.8 V. The TPS22999 device has an integrated 10- $\Omega$  quick output discharge when switch is turned off. There is a Power-Good (PG) signal on the device that indicates when the main MOSFET is fully turned on and the on-resistance is at final value.

## 6.2 Functional Block Diagram



#### **6.3 Feature Description**

#### 6.3.1 ON and OFF Control

The EN pin controls the state of the switch. The EN pin is compatible with standard GPIO logic threshold so the EN pin can be used in a wide variety of applications. When power is first applied to VIN, a Smart Pulldown is used to keep the EN pin from floating until the system sequencing is complete. After the EN pin is deliberately driven high (≥ VIH), the Smart Pulldown is disconnected to prevent unnecessary power loss. See the following table for when the EN Pin Smart Pulldown is active.



EN Pin Voltage	EN Pin Function
≤ V <sub>IL</sub>	Pulldown active
≥ V <sub>IH</sub>	No pulldown

#### 6.3.2 Regulated Inrush Current

Depending on the rise time at power-up, output load capacitances can cause large inrush currents that are limited only by parasitic resistance and inductances present in wiring and interconnections. These high currents can cause input voltage supply droop which can harm or cause malfunction in other circuits in the system.

To prevent these problems, TPS22999 regulates the inrush current(I<sub>INRUSH</sub>) to a 1-A typical during the turn-on phase. This regulation enables the system to operate reliably while maintaining a fast turn-on time.




Figure 6-1. Regulated Inrush Current Behavior

#### 6.3.3 Integrated Quick Output Discharge

TPS22999 integrates Quick Output Discharge (QOD). When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of 10  $\Omega$  and prevents the output from floating while the switch is disabled while helping safely discharge output capacitances to ground.

#### 6.3.4 Thermal Shutdown

When the device temperature reaches 131°C (typical), the device latches itself off to prevent thermal damage. The  $\overline{PG}$  pin is deasserted to signal the output has been latched off. While  $T_J$  is over the  $T_{ABS}$  threshold, the output remains disabled even if the EN pin is toggled. After  $T_J$  decreases below the  $T_{ABS}$  threshold, the device does not enable the channel until the EN pin is toggled.






Figure 6-2. Thermal Shutdown Behavior

#### 6.3.5 Power-Good (PG) Signal

The TPS22999 device has a Power-Good  $(\overline{PG})$  output signal to indicate the gate of the pass FET is driven high and the switch is on with the on-resistance close to final value (full load ready). The signal is an active low and open drain output which can be connected to a voltage source through an external pullup resistor,  $R_{PU}$ . This voltage source can be VOUT from the TPS22999 device or another external voltage. VBIAS is required for PG to have a valid output.

#### **6.4 Device Functional Modes**

The following table summarizes the device functional modes:

EN	Fault Condition	VOUT State	nPG		
L	N/A	Hi-Z	Hi-Z		
Н	None	V <sub>IN</sub> (through R <sub>ON</sub> )	LO		
Х	Thermal shutdown	Hi-Z	Hi-Z		



## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications.

## 7.2 Typical Application

This typical application demonstrates how to use the TPS22999 device to limit start-up inrush current.




Figure 7-1. TPS22999 Basic Application

**Table 7-1. Component Descriptions** 

The state of the s									
DESIGN PARAMETER	TYPICAL VALUES	DESCRIPTION							
C <sub>IN</sub>	1 μF	Filtering voltage transients							
C <sub>OUT</sub>	100 nF	Filtering voltage transients							
C <sub>BIAS</sub>	0.1 μF	Filtering voltage transients and noises							
R <sub>PG</sub>	10 kΩ	Pullup resistor for the open-drain output							

## 7.2.1 Design Requirements

Copyright © 2024 Texas Instruments Incorporated

For this example, the values below are used as the design parameters.

Table 7-2. Design Parameters

PARAMETER	VALUE
$V_{BIAS}$	3.4 V
V <sub>IN</sub>	1.8 V
Load capacitance	60 μF
Inrush current	1 A

#### 7.2.2 Detailed Design Procedure

When the switch is enabled, the switch charges up the output capacitance from 0 V to the set value (1.8 V in this example). This charge arrives in the form of inrush current. As the inrush current is controlled by the device, the time to fully charge up a capacitor can be calculated with the following formula:

$$t_{charge} = V_{IN} / I_{inrush} \times C_{L}$$

#### where:

- C<sub>L</sub> is the output capacitance.
- · I<sub>inrush</sub> is the inrush current limited internally by the device
- V<sub>IN</sub> is the input voltage

The TPS22999 offers an internally set inrush current limit (0.9-A typical with 3.4-V  $V_{BIAS}$ ), which allows the customer to calculate the time to fully charge up a load capacitance.

$$t_{charge} = 1.8 \text{ V} / 0.9 \text{ A} \times 60 \mu\text{F}$$
 (1)

$$t_{charge} = 130 \ \mu s$$
 (2)

With TPS22999, the time to charge up a  $60-\mu F$  capacitor to  $1.8-V~V_{IN}$  voltage is  $130-\mu s$  typical at  $3.4-V~V_{BIAS}$  voltage.

#### 7.3 Power Supply Recommendations

The TPS22999 device is designed to operate with a VIN range of 0.1 V to  $V_{BIAS}$  –1 V. Regulate the VIN power supply well and place as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance ( $C_{IN}$ ) of 1  $\mu$ F is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance can be required on the input. TI recommends to connect a 0.1-uF capacitance to  $V_{BIAS}$ .

#### 7.4 Layout

#### 7.4.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, place the input and output capacitors close to the device to minimize the effects that parasitic trace inductances can have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects.



## 7.4.2 Layout Example




Figure 7-2. TPS22999 Layout Example



## 8 Device and Documentation Support

## 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision \* (September 2023) to Revision A (November 2023)

Page



# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Deadwat Faldan Links, TD000

Copyright © 2024 Texas Instruments Incorporated




# YCH0008-C01

## **PACKAGE OUTLINE**

## DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.






## **EXAMPLE BOARD LAYOUT**

## YCH0008-C01

## DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






## **EXAMPLE STENCIL DESIGN**

## YCH0008-C01

## DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS22999YCHR	Active	Production	DSBGA (YCH)   8	12000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	R
TPS22999YCHR.A	Active	Production	DSBGA (YCH)   8	12000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	R

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Oct-2024

## TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22999YCHR	DSBGA	YCH	8	12000	180.0	8.4	0.84	1.62	0.43	2.0	8.0	Q1
TPS22999YCHR	DSBGA	YCH	8	12000	180.0	8.4	0.81	1.53	0.43	2.0	8.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 1-Oct-2024



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22999YCHR	DSBGA	YCH	8	12000	182.0	182.0	20.0
TPS22999YCHR	DSBGA	YCH	8	12000	182.0	182.0	20.0

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025