


# **DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER-FAIL**

#### **FEATURES**

- Dual Supervisory Circuits With Power-Fail for DSP and Processor-Based Systems
- Voltage Monitor for Power-Fail or Low-Battery Warning
- Watchdog Timer With 0.8 Second Time-Out
- Power-On Reset Generator With Integrated 100 ms Delay Time
- Open-Drain Reset and Power-Fail Output
- Supply Current of 15 μA (Typ.)
- Supply Voltage Range: 7 V to 6 V
- Defined RESET Output From V<sub>DD</sub>≥ 1.1 V
- MSOP-8 and SO-8 Packages
- Temperature Range: -40°C to +85°C

#### **APPLICATIONS**

- Multivoltage DSPs and Processors
- Portable Battery-Powered Equipment
- Embedded Control Systems
- Intelligent Instruments
- Automotive Systems




## **DESCRIPTION**

The TPS3306 family is a series of supervisory circuits designed for circuit initialization which require two supply voltages, primarily in DSP and processor-based systems.

The product spectrum of the TPS3306-xx is designed for monitoring two independent supply voltages of 3.3 V/1.5 V, 3.3 V/1.8 V, 3.3 V/2 V, 3.3 V/2.5 V, or 3.3 V/5 V.

#### TYPICAL OPERATING CIRCUIT



AA.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **AVAILABLE OPTIONS**

**Table 1. SUPPLY VOLTAGE MONITORING** 

DEVICE	NOMINAL SUPER	RVISED VOLTAGE	THRESHOLD VOLTAGE (TYP)		
DEVICE	SENSE1	SENSE2	SENSE1	SENSE2	
TPS3306-15	3.3 V	1.5 V	2.93 V	1.4 V	
TPS3306-18	3.3 V	1.8 V	2.93 V	1.68 V	
TPS3306-20	3.3 V	2 V	2.93 V	1.85 V	
TPS3306-25	3.3 V	2.5 V	2.93 V	2.25 V	
TPS3306-33	5 V	3.3 V	4.55 V	2.93 V	

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

## **DESCRIPTION (CONTINUED)**

The various supervisory circuits are designed to monitor the nominal supply voltage, as shown in the Supply Voltage Monitoring table.

During power-on,  $\overline{\text{RESET}}$  is asserted when the supply voltage  $V_{DD}$  becomes higher than 1.1 V. Thereafter, the supervisory circuits monitor the SENSEn inputs and keep  $\overline{\text{RESET}}$  active as long as SENSEn remains below the threshold voltage  $V_{IT}$ .

An internal timer delays the return of the  $\overline{RESET}$  output to the inactive state (high) to ensure proper system reset. The delay time,  $t_{d(typ)} = 100$  ms, starts after SENSE1 and SENSE2 inputs have risen above the threshold voltage  $V_{IT}$ . When the voltage at SENSE1 or SENSE2 input drops below the threshold voltage  $V_{IT}$ , the output becomes active (low) again.

The integrated power-fail (PFI) comparator with separate open-drain (PFO) output can be used for low-battery detection, power-fail warning, or for monitoring a power supply other than the main supply.

The TPS3306-xx devices integrate a watchdog timer that is periodically triggered by a positive or negative transition of WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval,  $t_{t(out)} = 0.50$  s, RESET becomes active for the time period  $t_d$ . This event also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog.

The TPS3306-xx devices are available in either 8-pin MSOP or standard 8-pin SO packages, and are characterized for operation over a temperature range of -40°C to +85°C.




## **FUNCTION/TRUTH TABLES**

SENSE1 > V <sub>IT1</sub>	SENSE2 > V <sub>IT2</sub>	RESET
0	0	Г
0	1	L
1	0	L
1	1	Н


## **FUNCTION/TRUTH TABLES**

PFI > V <sub>IT</sub>	PFO
0	L
1	Н

#### **FUNCTIONAL BLOCK DIAGRAM**







**Table 4. Terminal Functions** 

TERMI	NAL		
NAME	NO.	I/O	DESCRIPTION
GND	4	I	Ground
PFI	3	I	Power-fail comparator input
PFO	6	0	Power-fail comparator output, open-drain
RESET	5	0	Active-low reset output, open-drain
SENSE1	1	I	Sense voltage input 1
SENSE2	2	I	Sense voltage input 2
WDI	7	I	Watchdog timer input
$V_{DD}$	8	1	Supply voltage

#### **DETAILED DESCRIPTION**

## Watchdog

In a microprocessor- or DSP-based system, it is not only important to supervise the supply voltage, it is also important to ensure correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller, or DSP typically has to toggle the watchdog input within 0.8 s to avoid a time-out occurring. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected or tied with a high impedance driver, the watchdog is disabled and will be retriggered internally.



### **DETAILED DESCRIPTION (continued)**

### Saving Current While Using the Watchdog

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog time-out period, pulsing it low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead WDI is externally driven high for the majority of the time-out period, a current of 5 V/40 k $\Omega$  = 125  $\mu$ A can flow into WDI.





Figure 1. Watchdog Timing

## Power-Fail Comparator (PFI and PFO)

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail-input (PFI) will be compared with an internal voltage reference of 1.25 V. If the input voltage falls below the power-fail threshold ( $V_{PFI}$ ) of typ. 1.25 V, the power-fail output ( $\overline{PFO}$ ) goes low. If it goes above 1.25 V plus about 10 mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltages above 1.25 V. The sum of both resistors should be about 1 M $\Omega$ , to minimize power consumption and also to assure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, connect PFI to ground and leave  $\overline{PFO}$  unconnected.





#### **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature range (unless otherwise noted). (1)

	UNIT
Supply voltage, V <sub>DD</sub> (see <sup>(2)</sup> )	7 V
PFI pin	-0.3 V to V <sub>DD</sub> + 0.3 V
All other pins (see (2))	–0.3 V to 7 V
Maximum low output current, I <sub>OL</sub>	5 mA
Maximum high output current, I <sub>OH</sub>	– 5 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ )	±20 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	−40°C to +85°C
Storage temperature range, T <sub>stg</sub>	−65°C to +150°C
Soldering temperature	260°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ +25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = +25°C	T <sub>A</sub> = +70°C POWER RATING	T <sub>A</sub> = +85°C POWER RATING
DGK	424 mW	3.4 mW/°C	271 mW	220 mW
D	725 mW	5.8 mW/°C	464 mW	377 mW

## **RECOMMENDED OPERATING CONDITIONS**

At specified temperature range.

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	2.7	6	V
Input voltage at WDI and PFI, V <sub>I</sub>	0	V <sub>DD</sub> + 0.3	V
Input voltage at SENSE1 and SENSE2, V <sub>I</sub>	0	$(V_{DD} + 0.3)V_{IT}/1.25 V$	V
High-level input voltage at WDI, V <sub>IH</sub>	0.7 x V <sub>DD</sub>		V
Low-level input voltage at WDI, V <sub>IL</sub>		0.3 × V <sub>DD</sub>	V
Operating free-air temperature range, T <sub>A</sub>	-40	+85	°C

<sup>(2)</sup> All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than t = 1000 h continuously.



## **ELECTRICAL CHARACTERISTICS**

Over recommended operating free-air temperature range (unless otherwise noted).

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			$V_{DD} = 2.7 \text{ V to 6 V}, I_{OL} = 20 \mu\text{A}$			0.2	
$V_{OL}$	Low-level output voltage	RESET, PFO	$V_{DD} = 3.3 \text{ V}, I_{OL} = 2 \text{ mA}$			0.4	V
		110	$V_{DD} = 6 \text{ V}, I_{OL} = 3 \text{ mA}$			0.4	
	Power-up reset voltage (see (1))		$V_{DD} \ge 1.1 \text{ V}, I_{OL} = 20 \mu\text{A}$			0.4	V
				1.37	1.40	1.43	
				1.64	1.68	1.72	
		V <sub>SENSE1</sub> ,		1.81	1.85	1.89	
		V <sub>SENSE2</sub>	$V_{DD} = 2.7 \text{ V to 6 V}$ $T_A = 0^{\circ}\text{C to +85}^{\circ}\text{C}$	2.20	2.25	2.30	V
			14 = 0 0 10 100 0	2.86	2.93	3	
				4.46	4.55	4.64	
.,	Negative-going input threshold voltage	PFI		1.22	1.25	1.28	
$V_{IT}$	(see (2))			1.37	1.40	1.44	
				1.64	1.68	1.73	
		V <sub>SENSE1</sub> ,		1.81	1.85	1.90	
		V <sub>SENSE2</sub>	$V_{DD} = 2.7 \text{ V to 6 V}$ $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	2.20	2.25	2.32	V
			1 <sub>A</sub> = -40 C to +63 C	2.86	2.93	3.02	
				4.46	4.55	4.67	
		PFI		1.22	1.25	1.29	
		PFI	V <sub>IT</sub> = 1.25 V		10		
			V <sub>IT</sub> = 1.40 V		15		
			V <sub>IT</sub> = 1.68 V		15		
$V_{\text{hys}}$	Hysteresis		V <sub>IT</sub> = 1.86 V		20		mV
		$V_{SENSEn}$	V <sub>IT</sub> = 2.25 V		20		
			V <sub>IT</sub> = 2.93 V		30		
			V <sub>IT</sub> = 4.55 V		40		
I <sub>H(AV)</sub>	Average high-level input current	WD.	WDI = $V_{DD}$ = 6 V, Time average (dc = 88%)		100	150	
I <sub>L(AV)</sub>	Average low-level input current	WDI	WDI = 0 V, $V_{DD}$ = 6 V, Time average (dc = 12%)		-15	-20	μΑ
		WDI	$WDI = V_{DD} = 6 V$		120	170	
I <sub>H</sub>	High-level input current	SENSE1	V <sub>SENSE1</sub> = V <sub>DD</sub> = 6 V		5	8	μΑ
		SENSE2	V <sub>SENSE2</sub> = V <sub>DD</sub> = 6 V		6	9	
IL	Low-level input current	WDI	WDI = 0 V, V <sub>DD,</sub> = 6 V		-120	-170	μΑ
I	Input current	PFI	$V_{DD} = 6 \text{ V}, 0 \text{ V} \le V_{I} \le V_{DD}$	-25		25	nA
I <sub>DD</sub>	Supply current				15	40	μΑ
C <sub>i</sub>	Input capacitance		$V_I = 0 \text{ V to } V_{DD}$		10		pF

 <sup>(1)</sup> The lowest supply voltage at which RESET becomes active. t<sub>r</sub>, V<sub>DD</sub> ≥ 15 μs/V.
 (2) To ensure best stability of the threshold voltage, a bypass capacitor (ceramic 0.1 μF) should be placed close to the supply terminals.



#### TIMING REQUIREMENTS

at  $V_{DD}$  = 2.7 V to 6 V,  $R_L$ = 1 M $\Omega$ ,  $C_L$ = 50 pF,  $T_A$ = 25°C

	PARAMET	ΓER	TEST CONDITIONS	MIN	MIN TYP MAX		UNIT
	Pulse width	SENSEn	$V_{SENSEnL} = V_{IT} - 0.2 \text{ V}, V_{SENSEnH} = V_{IT} + 0.2 \text{ V}$	6			μs
ı <sub>w</sub>	Fuise width	WDI	$V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.3 \times V_{DD}$	100			ns

## **SWITCHING CHARACTERISTICS**

at  $V_{DD} = 2.7 \text{ V}$  to 6 V,  $R_1 = 1 \text{ M}\Omega$ ,  $C_1 = 50 \text{ pF}$ ,  $T_{\Delta} = 25^{\circ}\text{C}$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>t(out)</sub>	Watchdog time-out		V <sub>I(SENSEn)</sub> ≥ V <sub>IT</sub> + 0.2 V, See Timing Diagram	0.5	0.8	1.2	s
t <sub>d</sub>	Delay time		V <sub>I(SENSEn)</sub> ≥ V <sub>IT</sub> + 0.2 V, See Timing Diagram	70	100	140	ms
t <sub>PHL</sub>	Propagation (delay) time, high-to-low level output	SENSEn to RESET	V <sub>IH</sub> = V <sub>IT</sub> + 0.2 V, V <sub>IL</sub> = V <sub>IT</sub> – 0.2 V		1	5	μs
t <sub>PHL</sub>	Propagation (delay) time, high-to-low level output	PFI to PFO			0.5	4	
t <sub>PLH</sub>	Propagation (delay) time, low-to-high level output	7 PFI 10 PFO			0.5	1	μs

#### **TYPICAL CHARACTERISTICS**

# 




Figure 2.






Figure 3.

-40°C



## **TYPICAL CHARACTERISTICS (continued)**





85°C

15 20

Figure 4.

I<sub>OL</sub> – Low-Level Output Current – mA

## I<sub>OL</sub> - Low-Level Output Current - mA Figure 5.

25

30 35 40 45


#### MINIMUM PULSE DURATION AT SENSE

2.5

1.5

1 0.5

2



www.ti.com

11-Nov-2025

## **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS3306-15D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30615
TPS3306-15D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30615
TPS3306-15DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AIC
TPS3306-15DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AIC
TPS3306-15DGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AIC
TPS3306-15DGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AIC
TPS3306-15DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30615
TPS3306-15DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30615
TPS3306-18D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30618
TPS3306-18D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30618
TPS3306-18DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AID
TPS3306-18DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AID
TPS3306-18DGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AID
TPS3306-18DGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AID
TPS3306-18DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30618
TPS3306-18DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30618
TPS3306-20D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30620
TPS3306-20D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30620
TPS3306-25D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30625
TPS3306-25D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30625
TPS3306-25DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AIF
TPS3306-25DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AIF
TPS3306-25DGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AIF
TPS3306-25DGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AIF
TPS3306-25DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30625
TPS3306-25DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30625
TPS3306-33D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30633
TPS3306-33D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30633
TPS3306-33DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AIG

11-Nov-2025



www.ti.com

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS3306-33DGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AIG
TPS3306-33DGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AIG
TPS3306-33DGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AIG
TPS3306-33DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30633
TPS3306-33DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30633

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS3306:

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

## PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

• Automotive : TPS3306-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 23-May-2025


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3306-15DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3306-15DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3306-18DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3306-18DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3306-25DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3306-25DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3306-33DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3306-33DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 23-May-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3306-15DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS3306-15DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS3306-18DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS3306-18DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS3306-25DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS3306-25DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS3306-33DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS3306-33DR	SOIC	D	8	2500	350.0	350.0	43.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS3306-15D	D	SOIC	8	75	505.46	6.76	3810	4
TPS3306-15D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS3306-18D	D	SOIC	8	75	505.46	6.76	3810	4
TPS3306-18D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS3306-20D	D	SOIC	8	75	505.46	6.76	3810	4
TPS3306-20D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS3306-25D	D	SOIC	8	75	505.46	6.76	3810	4
TPS3306-25D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS3306-33D	D	SOIC	8	75	505.46	6.76	3810	4
TPS3306-33D.A	D	SOIC	8	75	505.46	6.76	3810	4



SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025