SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002


features

- Supply Current of 40 μA (Max)
- Battery Supply Current of 100 nA (Max)
- Precision Supply-Voltage Monitor,
 1.8 V, 5 V; Other Options on Request
- Watchdog Timer With 800-ms Time-Out
- Backup-Battery Voltage Can Exceed V_{DD}
- Power-On Reset Generator With Fixed 100-ms Reset Delay Time
- Battery-OK Output
- Voltage Monitor for Power-Fail or Low-Battery Monitoring
- Manual Switchover to Battery-Backup
 Mode
- Chip-Enable Gating . . . 3 ns (at V_{DD} = 5 V)
 Max Propagation Delay
- Battery-Freshness Seal
- 14-pin TSSOP Package
- Temperature Range . . . −40°C to 85°C

typical applications


- Fax Machines
- Set-Top Boxes
- Advanced Voice Mail Systems
- Portable Battery-Powered Equipment
- Computer Equipment
- Advanced Modems
- Automotive Systems
- Portable Long-Time Monitoring Equipment
- Point of Sale Equipment

TPS3610 TSSOP (PW) Package (TOP VIEW)



ACTUAL SIZE (5,10mm x 6,60mm)

typical operating circuit





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002


description

The TPS3610 family of supervisory circuits monitors and controls processor activity by providing backup-battery switchover for data retention of CMOS RAM. Other features include an additional power-fail comparator, low-line indication, watchdog function, battery-status indicator, manual switchover, and write protection for CMOS RAM.

The TPS3610 family allow usage of 3-V or 3.6-V lithium batteries as the backup supply in systems with, e.g., V_{DD} = 1.8 V. During power-on, RESET is asserted when the supply voltage (V_{DD} or V_{BAT}) becomes higher than 1.1 V. Thereafter, the supply-voltage supervisor monitors V_{DD} and keeps RESET output active as long as V_{DD} remains below the threshold voltage VIT. An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after V_{DD} has risen above the threshold voltage V_{IT}. When the supply voltage drops below the threshold voltage V_{IT}, the output becomes active (low) again.

The product spectrum is designed for supply voltages of 1.8 V and 5 V. The circuits are available in a 14-pin TSSOP package. TPS3610 devices are characterized for operation over a temperature range of -40°C to 85°C.

standard and application-specific versions (see Note 1)



APPLICATION-SPECIFIC VERSIONS, NOMINAL SUPPLY AND BATTOK VOLTAGE						
T _A NOMINAL SUPPLY VOLTAGE, V _{DD(NOM)} (V)		NOMINAL BATTOK THRESHOLD VOLTAGE, VIT(BOK) (V)	PACKAGED DEVICES TSSOP (PW) [†]			
4000 1- 0500	1.8	1.6	TPS3610U18PWR			
–40°C to 85°C	5	2.4	TPS3610T50PWR			

[†] The PW package is only available taped and reeled (indicated by the R suffix on the device type).

NOTE 1: For other NOMINAL and BATTOK voltage versions, contact your local TI sales office for availability and order lead time.



TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002


TRUTH TABLES

	INPUTS					OUTPUTS		
V _{DD} > V _{LL}	V _{DD} > V _{IT}	V _{DD} > V _{BAT}	MSWITCH	V _{OUT}	BATTON	LOWLINE	RESET	CEOUT
0	0	0	0	V _{BAT}	1	0	0	DIS
0	0	0	0	VBAT	1	0	0	DIS
0	0	0	1	V _{BAT}	1	0	0	DIS
0	0	0	1	VBAT	1	0	0	DIS
0	0	1	0	V_{DD}	0	0	0	DIS
0	0	1	0	V_{DD}	0	0	0	DIS
0	0	1	1	VBAT	1	0	0	DIS
0	0	1	1	V _{BAT}	1	0	0	DIS
0	1	0	0	V_{DD}	0	0	1	DIS
0	1	0	0	V_{DD}	0	0	1	EN
0	1	0	1	V_{BAT}	1	0	1	DIS
0	1	0	1	V_{BAT}	1	0	1	EN
0	1	1	0	V_{DD}	0	0	1	DIS
0	1	1	0	V_{DD}	0	0	1	EN
0	1	1	1	V_{BAT}	1	0	1	DIS
0	1	1	1	VBAT	1	0	1	EN
1	1	0	0	V_{DD}	0	1	1	DIS
1	1	0	0	V_{DD}	0	1	1	EN
1	1	0	1	VBAT	1	1	1	DIS
1	1	0	1	V _{BAT}	1	1	1	EN
1	1	1	0	V_{DD}	0	1	1	DIS
1	1	1	0	V_{DD}	0	1	1	EN
1	1	1	1	VBAT	1	1	1	DIS
1	1	1	1	VBAT	1	1	1	EN


BAT	ток	POWE	R-FAIL	CHIP-ENABLE		
V _{BAT} > V _{BOK}	BATTOK	PFI > V _(PFI)	PFO	CEIN	CEOUT	
0	0	0 1	0 1	0 1	0	

 SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

functional block diagram



timing diagram



†MSWITCH = 0

Timing diagram shown under operation, not in freshness seal mode.

Terminal Functions

TERMINA	\L	.,,	DECODINE OU
NAME	NO.	1/0	DESCRIPTION
BATTOK	9	0	Battery status output
BATTON	6	0	Logic output/external bypass switch driver output
CEIN	5	1	Chip-enable input
CEOUT	10	0	Chip-enable output
GND	3	I	Ground
LOWLINE	11	0	Early power-fail warning output
MSWITCH	4	1	Manual switch to force device into battery-backup mode
Vout	1	0	Supply output
PFI	7	1	Power-fail comparator input
PFO	8	0	Power-fail comparator output
RESET	13	0	Active-low reset output
V _{BAT}	14	I	Backup-battery input
V_{DD}	2	I	Input supply voltage
WDI	12	I	Watchdog timer input

detailed description

battery freshness seal

The battery freshness seal of the TPS3610 family disconnects the backup battery from internal circuitry until it is needed. This function ensures that the backup battery connected to V_{BAT} is fresh when the final product is put to use. The following steps explain how to enable the freshness seal mode:

- Connect V_{BAT} (V_{BAT} > V_{BAT}min)
- 2. Ground PFO
- 3. Connect PFI to V_{DD} (PFI = V_{DD})
- 4. Connect V_{DD} to power supply (V_{DD} > V_{IT}) and keep connected for 5 ms < t < 35 ms

The battery freshness seal mode is disabled by the positive-going edge of RESET when V_{DD} is applied.

BATTOK output

BATTOK is a logic feedback of the device to indicate the status of the backup battery. The supervisor checks the battery voltage every 200 ms with a voltage divider load of approximately 100 k Ω and a measurement cycle on-time of 25 μ s. The measurement cycle starts after the reset is released. If the battery voltage V_{BAT} is below the negative-going threshold voltage V_{IT(BOK)}, the indicator BATTOK does a high-to-low transition. Otherwise it retains its status to V_{DD} level.




Figure 1. BATTOK Timing



detailed description (continued)

chip-enable signal gating

The internal gating of chip-enable signals, CE, prevents erroneous data from corrupting CMOS RAM during an undervoltage condition. The TPS3610 use a series transmission gate from CEIN to CEOUT. During normal operation (reset not asserted), the CE transmission gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short CE propagation delay from CEIN to CEOUT enables TPS3610 devices to be used with most processors.

The CE transmission gate is disabled and $\overline{\text{CEIN}}$ is high-impedance (disable mode) while reset is asserted. During a power-down sequence, when V_{DD} crosses the reset threshold, the CE transmission gate is disabled and $\overline{\text{CEIN}}$ immediately becomes high impedance if the voltage at $\overline{\text{CEIN}}$ is high. If $\overline{\text{CEIN}}$ is low while reset is asserted, the CE transmission gate is disabled at the same time $\overline{\text{CEIN}}$ goes high, or 15 μ s after $\overline{\text{RESET}}$ asserts, whichever occurs first. This allows the current write cycle to complete during power-down. When the CE transmission gate is enabled, the impedance of $\overline{\text{CEIN}}$ appears as a resistor in series with the load at $\overline{\text{CEOUT}}$. The overall device propagation delay through the CE transmission gate depends on V_{OUT} , the source impedance of the device connected to $\overline{\text{CEIN}}$ and the load at $\overline{\text{CEOUT}}$. To achieve minimum propagation delay, the capacitive load at $\overline{\text{CEOUT}}$ should be minimized, and a low-output-impedance driver should be used.

During disable mode, the transmission gate is off and an active pullup connects $\overline{\text{CEOUT}}$ to V_{OUT} . The pullup turns off when the transmission gate is enabled.




Figure 2. Chip-Enable Timing

SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

detailed description (continued)

power-fail comparator (PFI and PFO)

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail-input (PFI) is compared with an internal voltage reference of 1.15 V. If the input voltage falls below the power-fail threshold $V_{|T(PFI)}$ of typical 1.15 V, the power-fail output (\overline{PFO}) goes low. If $V_{|T(PFI)}$ goes above $V_{(PFI)}$, plus about 12-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltages above $V_{(PFI)}$. The sum of both resistors should be about 1 M Ω , to minimize power consumption and also to assure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, PFI should be connected to ground and \overline{PFO} left unconnected.

LOWLINE

The lowline comparator monitors V_{DD} with a threshold voltage typically 2% above the reset threshold (V_{IT}). For normal operation (V_{DD} above the reset threshold), $\overline{LOWLINE}$ is pulled to V_{DD} . $\overline{LOWLINE}$ can be used to provide a nonmaskable interrupt (NMI) to the processor when power begins to fall. In most battery-operated portable systems, reserve energy in the battery provides enough time to complete the shutdown routine once the low-line warning is encountered and before reset asserts. If the system must also contend with a more rapid V_{DD} fall time, such as when the main battery is disconnected or a high-side switch is opened during normal operation, a capacitor can be used on the V_{DD} line to provide enough time for executing the shutdown routine. First, the worst-case settling time (t_{sd}) required for the system to perform its shutdown routine needs to be defined. Then, using the worst-case load current (t_{sd}) that can be drained from the capacitor, and the minimum reset threshold voltage (t_{sd}) and t_{sd} can be calculated as follows:

$$C_{H} = \frac{I_{L} \times t_{sd}}{V_{IT} min \times 0.012}$$

BATTON

Most often BATTON is used as a gate drive for an external pass transistor for high-current applications. In addition, it can be used as a logic output to indicate the battery switchover status. BATTON is high when V_{OUT} is connected to V_{BAT} .

BATTON can be connected directly to the gate of a PMOS transistor (see Figure 3). No current-limiting resistor is required. If a PMOS transistor is used, it must be connected in the reverse of the traditional method (see Figure 3), which orients the body diode from V_{DD} to V_{OUT} and prevents the backup battery from discharging through the FET when its gate is high.




Figure 3. Driving an External MOSFET Transistor With BATTON




detailed description (continued)

backup-battery switchover

In case of a brownout or power failure, it may be necessary to preserve the contents of RAM. If a backup-battery is installed at V_{BAT} , the device automatically switches the connected RAM to backup power when V_{DD} fails. In order to allow the backup-battery (e.g., a 3.6-V lithium cell) to have a higher voltage than V_{DD} , these supervisors do not connect V_{BAT} to V_{OUT} when V_{BAT} is greater than V_{DD} . V_{BAT} only connects to V_{OUT} (through a 15- Ω switch) when V_{DD} falls below V_{IT} and V_{BAT} is greater than V_{DD} . When V_{DD} recovers, switchover is deferred either until V_{DD} crosses V_{BAT} , or until V_{DD} rises above the reset threshold V_{IT} . V_{OUT} connects to V_{DD} through a 1- Ω (max) PMOS switch when V_{DD} crosses the reset threshold.

FUNCTION TABLE

V _{DD} > V _{BAT}	V _{DD} > V _{IT}	V _{OUT}
1	1	V_{DD}
1	0	V_{DD}
0	1	V_{DD}
0	0	V_{BAT}



VBAT - Backup-Battery Supply Voltage - V

Figure 4. Normal Supply Voltage vs Backup-Battery Supply Voltage

SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

detailed description (continued)

manual switchover (MSWITCH)

While operating in the normal mode from V_{DD} , the device can be forced manually to operate in battery-backup mode by connecting MSWITCH to V_{DD} . Refer to Table 1 for different switchover modes.

	MSWITCH STATUS	
Mde	GND	V _{DD} mode
V _{DD} mode	V_{DD}	Switch to battery-backup mode
Della made a classic accorde	GND	Battery-backup mode
Battery-backup mode	VDD	Battery-backup mode

Table 1. Switchover Modes

If the manual switchover feature is not used, MSWITCH must be connected to ground.

watchdog

In a microprocessor- or DSP-based system, it is important not only to supervise the supply voltage, but also to ensure correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller or DSP has to toggle the watchdog input within typically 0.8 s to avoid the occurrence of a time-out. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected, the watchdog is disabled and is retriggered internally.

saving current while using the watchdog

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then the input momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), WDI should be left low for the majority of the watchdog time-out period, and pulsed low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead WDI is externally driven high for the majority of the timeout period, a current of, e.g., 5 V/40 k Ω \approx 125 μ A, can flow into WDI.




Figure 5. Watchdog Timing



TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 2)	
All other pins (see Note 2)	0.3 V to 7 V
Continuous output current at V _{OUT} , I _{O(VOUT)}	400 mA
Continuous output current (all other pins) IO	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 85°C
Storage temperature range, T _{Stq}	
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
PW	700 mW	5.6 mW/°C	448 mW	364 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		1.65	5.5	V
Battery supply voltage, VBAT		1.5	5.5	V
Input voltage, V _I		0	V _{DD} +0.3	V
High-level input voltage, V _{IH}	(0.7xV _{DD}		V
Low-level input voltage, V _{IL}			0.3×V _{DD}	V
Continuous output current at VOUT, IO			300	mA
Input transition rise and fall rate at WDI, MSWITCH, $\Delta t / \Delta V$			100	ns/V
Slew rate at V _{DD} or V _{BAT}			1	V/μs
Operating free-air temperature range, TA		-40	85	°C



NOTE 2: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t=1000h continuously.

TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	NDITIONS	MIN	TYP MAX	UNIT
			V _{DD} = 1.8 V,	I _{OH} = -400 μA	V _{DD} -0.2 V		
		RESET, BATTOK	$V_{DD} = 3.3 \text{ V},$	I _{OH} = -2 mA	., .,		
		BATTOK	V _{DD} = 5 V,	$I_{OH} = -3 \text{ mA}$	V _{DD} -0.4 V		
			V _{OUT} = 1.8 V,	I _{OH} = -400 μA	V _{OUT} -0.2 V		
		BATTON	V _{OUT} = 3.3 V,	$I_{OH} = -2 \text{ mA}$	V 0.43/		
			V _{OUT} = 5 V,	$I_{OH} = -3 \text{ mA}$	V _{OUT} -0.4 V		
VOH	High-level output voltage		$V_{DD} = 1.8 V$,	$I_{OH} = -20 \mu A$	V _{DD} -0.3 V		V
VOH	riigir level oatpat voltage	PFO	$V_{DD} = 3.3 V$,	$I_{OH} = -80 \mu A$,	\/ 0.4\/] '
		110	$V_{DD} = 5 V$,	$I_{OH} = -120 \mu A$	V _{DD} -0.4 V		
		CEOUT,	V _{OUT} = 1.8 V,	$I_{OH} = -1 \text{ mA}$	V _{OUT} -0.2 V		
		Enable mode,	V _{OUT} = 3.3 V,	$I_{OH} = -2 \text{ mA}$	Vo. = 03V		
		CEIN = V _{OUT}	$V_{OUT} = 5 V$,	$I_{OH} = -5 \text{ mA}$	V _{OUT} -0.3 V		
		CEOUT, Disable mode	V _{OUT} = 3.3 V,	$I_{OH} = -0.5 \text{ mA}$	V _{OUT} -0.4 V		
	Low-level output voltage	RESET, PFO, BATTOK, LOWLINE	$V_{DD} = 1.8 V$,	I _{OL} = 400 μA		0.2	
			$V_{DD} = 3.3 V$,	$I_{OL} = 2 \text{ mA}$		•	
			$V_{DD} = 5 V$,	IOL = 3 mA		0.4	
		BATTON	V _{OUT} = 1.8 V,	I _{OL} = 500 μA		0.2	
VOL			V _{OUT} = 3.3 V,	$I_{OL} = 3 \text{ mA}$		0.4	V
			$V_{OUT} = 5 V$,	$I_{OL} = 5 \text{ mA}$		0.4	
		CEOUT, Enable mode,	V _{OUT} = 1.8 V,	$I_{OL} = 1 \text{ mA}$		0.2	
			V _{OUT} = 3.3 V,	$I_{OL} = 2 \text{ mA}$		0.3	
		CEIN = 0 V	$V_{OUT} = 5 V$,	$I_{OL} = 5 \text{ mA}$		0.3	
				$V_{BAT} > 1.1 V$			
	Power-up reset voltage (see	Note 3)	$I_{OL} = 20 \mu\text{A},$	OR V _{DD} > 1.1 V,		0.4	V
			I _O = 8.5 mA, V _{BAT} = 0 V	$V_{DD} = 1.8 \text{ V},$	V _{DD} –50 mV		
	Normal mode		I _O = 125 mA, V _{BAT} = 0 V	V _{DD} = 3.3 V,	V _{DD} -150 mV		1
Vout			I _O = 200 mA, V _{BAT} = 0 V	V _{DD} = 5 V,	V _{DD} -200 mV		V
	Battery-backup mode		I _O = 0.5 mA, V _{BAT} = 1.5 V	$V_{DD} = 0 V$,	V _{BAT} -20 mV		
			I _O = 7.5 mA, V _{BAT} = 3.3 V	$V_{DD} = 0 V$,	V _{BAT} -113 mV		

NOTE 3: The lowest supply voltage at which $\overline{\text{RESET}}$ becomes active. $t_{\text{r},\text{ VDD}} \ge 15 \,\mu\text{s/V}$



TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT	
\/: -		TPS3610U18			1.68	1.71	1.74		
V_{IT}		TPS3610T50				4.55	4.64		
V _(PFI)	Negative-going input threshold	PFI	$T_A = -40$ °C to 85°C		1.13	1.15	1.17	V	
Vacua	voltage (see Note 4)	TPS3610T50			2.33	2.4	2.47		
V _(BOK)		TPS3610U18			1.55	1.6	1.65		
V _(LL)		LOWLINE			V _{IT} +1.2%	V _{IT} +2%	V _{IT} +2.8%	V	
			1.65 V < V _{IT} < 2.5			20			
		\vee_{IT}	2.5 V < V _{IT} < 3.5			40			
			3.5 V < V _{IT} < 5.5			60			
		<u></u>	1.65 V < V _(LL) < 2			20			
		LOWLINE	$2.5 \text{ V} < \text{V}_{(LL)} < 3.$			40			
V_{hys}	Hysteresis		$3.5 \text{ V} < \text{V}_{(LL)} < 5.$			60		mV	
ilys	•		1.65 V < V _(BOK)			20			
		BATTOK	2.5 V < V _(BOK) < 3.5 V			40			
			3.5 V < V _(BOK) < 5.5 V			60			
		PFI				12			
		VBSW (see Note 5)	V _{DD} = 1.8 V			55			
lιΗ	High-level input current	WDI	$WDI = V_{DD} = 5 V$				150	μА	
Ι _Ι L	Low-level input current	(see Note 6)	WDI = 0 V,	$V_{DD} = 5 V$			-150	μΛ	
lį	Input current	PFI, MSWITCH			-25		25	nA	
				V _{DD} = 1.8 V			-0.3		
los	Short-circuit output current	PFO	PFO = 0 V	$V_{DD} = 3.3 \text{ V}$			-1.1	mA	
				V _{DD} = 5 V			-2.4		
	0 1 111		V _{OUT} = V _{DD}				40		
lDD	Supply current at V _{DD}		V _{OUT} = V _{BAT}				40	μΑ	
			V _{OUT} = V _{DD}		-0.1		0.1		
IBAT	Supply current at VBAT		V _{OUT} = V _{BAT}			0.5	μΑ		
l _{lkg}	Leakage current at CEIN		Disable mode,	$V_I < V_{DD}$			±1	μΑ	
	V _{DD} to V _{OUT} on-resistance		V _{DD} = 5 V			0.6	1	0	
rDS(on)	V _{BAT} to V _{OUT} on-resistance		V _{BAT} = 3.3 V			8	15	Ω	
Ci	Input capacitance		$V_I = 0 V \text{ to } 5 V$			5		pF	

NOTES: 4. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near to the supply terminals.



^{5.} For V_{DD} < 1.6 V, V_{OUT} switches to V_{BAT} regardless of V_{BAT}
6. For details on how to optimize current consumption when using WDI. Refer to detailed description section, *watchdog*.

TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

timing requirements at R $_L$ = 1 M $\Omega,\,C_L$ = 50 pF, T_A = $-40^{\circ}C$ to $85^{\circ}C$

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Dulaa width	At V _{DD}	$V_{IH} = V_{IT} + 0.2 \text{ V}, V_{IL} = V_{IT} - 0.2 \text{ V}$	6			μs
^t W	t _W Pulse width	At WDI	$V_{DD} = V_{IT} + 0.2 \text{ V}, V_{IL} = 0.3 \times V_{DD}, V_{IH} = 0.7 \times V_{DD}$	100			ns

switching characteristics at R $_L$ = 1 M $\Omega,$ C $_L$ = 50 pF, T $_A$ =–40 $^{\circ}C$ to 85 $^{\circ}C$

	PARAMETE	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
t _d	Delay time		V _{DD} > V _{IT} +0.2 V	60	100	140	ms		
t(tout)	Watchdog timeout		(see timing diagram	0.48	0.8	1.12	S		
tPLH	Propagation (delay) time, low-to- high-level output	50% RESET to 50% CEOUT			15		μs		
			V _{DD} = 1.8 V		5	15			
	Propagation (delay) time, high-to- low-level output	50% CEIN to 50% CEOUT,	V _{DD} = 3.3 V		1.6	5	ns		
		C _L = 50 pF only (see Note 7)	V _{DD} = 5 V		1	3			
^t PHL		V _{DD} to RESET	V _{IL} = V _{IT} -0.2 V, V _{IH} = V _{IT} +0.2 V	2 5					
		PFI to PFO	$V_{IL} = V_{(PFI)} - 0.2 \text{ V},$ $V_{IH} = V_{(PFI)} + 0.2 \text{ V}$		3	5	μs		
t _t	Transition time	V _{DD} to BATTON	$V_{IH} = V_{BAT} + 200 \text{ mV},$ $V_{IL} = V_{BAT} - 200 \text{ mV},$ $V_{BAT} < V_{IT}$			3	μs		

NOTE 7: Specified by design

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
rDS(on)	Static drain-source on-state resistance (V _{DD} to V _{OUT})	Output summed	6
	Static drain-source on-state resistance (VBAT to VOUT)	vs Output current	7
` ,	Static drain-source on-state resistance	vs Input voltage at CEIN	8
l _{DD}	Supply current	vs Supply voltage	9
VIT	Normalized threshold at RESET	vs Free-air temperature	10
	High-level output voltage at RESET		11, 12
Voн	High-level output voltage at PFO	vs High-level output current	13, 14
	High-level output voltage at CEOUT	15, 16, 17, 18	
	Low-level output voltage at RESET		19, 20
V_{OL}	Low-level output voltage at CEOUT	vs Low-level output current	21, 22
	Low-level output voltage at BATTON		23, 24
tp(min)	Minimum Pulse Duration at V _{DD}	vs Threshold overdrive at V _{DD}	25
tp(min)	Minimum Pulse Duration at PFI	vs Threshold overdrive at PFI	26

STATIC DRAIN-SOURCE ON-STATE RESISTANCE

TYPICAL CHARACTERISTICS

STATIC DRAIN-SOURCE ON-STATE RESISTANCE $(V_{DD} \text{ to } V_{OUT})$ vs OUTPUT CURRENT $V_{DD} = 3.3 \text{ V}$ VBAT = GND MSWITCH = GND $V_{A} = 85^{\circ}\text{C}$ $V_{A} = 25^{\circ}\text{C}$ $V_{A} = -40^{\circ}\text{C}$

 $^{\Gamma}DS(on)-$ Static Drain-Source On-State Resistance – $m\Omega$

600

500 L 50

75

Figure 6

125

IO - Output Current - mA

150

175

200

100







Figure 7






SUPPLY CURRENT vs SUPPLY VOLTAGE



TPS3610T50 NORMALIZED THRESHOLD AT RESET vs FREE-AIR TEMPERATURE



HIGH-LEVEL OUTPUT VOLTAGE AT RESET vs

HIGH-LEVEL OUTPUT CURRENT




Figure 11

HIGH-LEVEL OUTPUT VOLTAGE AT RESET

HIGH-LEVEL OUTPUT CURRENT





Figure 12

HIGH-LEVEL OUTPUT VOLTAGE AT PFO

TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT VOLTAGE AT PFO **HIGH-LEVEL OUTPUT CURRENT** 6 V_{OH} - High-Level Output Voltage at PFO - V 5 T_A = -40°C T_A = 25°C 4 $T_A = 0^{\circ}C$ 3 T_A = 85°C 2 $V_{DD} = 5.5 V$ 1 PFI = 1.4 V V_{BAT} = GND MSWITCH = GND 0 0 -0.5 -1 -1.5-2 -2.5IOH - High-Level Output Current - mA



HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT **HIGH-LEVEL OUTPUT CURRENT** 3.5 V_(CEIN)= 3.3 V **Enable Mode** VOH - High-Level Output Voltage at CEOUT - V $V_{DD} = 5 V$ MSWITCH = GND 3 $T_A = -40^{\circ}C$ 2.5 T_A = 25°C 2 $T_A = 0^{\circ}C$ 1.5 1 T_A = 85°C 0.5 0 -10 -50 -70 -90 -1110 -130 -150 -30 IOH - High-Level Output Current - mA Figure 15






Figure 14

HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT HIGH-LEVEL OUTPUT CURRENT





Figure 16

HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT HIGH-LEVEL OUTPUT CURRENT 3.5 VOH - High-Level Output Voltage at CEOUT - V 3 $T_A = -40^{\circ}C$ T_A = 25°C 2.5 $T_A = 0^{\circ}C$ 2 1.5 T_A = 85°C **Disable Mode** V(CEIN) = open $V_{DD} = 1.65 \text{ V}$ 0.5 MSWITCH = GND 0 -0.5 -1 -1.5 -2 -2.5 -3 -4.5IOH - High-Level Output Current - mA Figure 17

LOW-LEVEL OUTPUT VOLTAGE AT RESET vs LOW-LEVEL OUTPUT CURRENT



HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT vs HIGH-LEVEL OUTPUT CURRENT




Figure 18

LOW-LEVEL OUTPUT VOLTAGE AT RESET vs LOW-LEVEL OUTPUT CURRENT






Figure 20

LOW-LEVEL OUTPUT VOLTAGE AT CEOUT vs LOW-LEVEL OUTPUT CURRENT




LOW-LEVEL OUTPUT VOLTAGE AT CEOUT vs LOW-LEVEL OUTPUT CURRENT




LOW-LEVEL OUTPUT VOLTAGE AT BATTON

vs LOW-LEVEL OUTPUT CURRENT



LOW-LEVEL OUTPUT VOLTAGE AT BATTON vs LOW-LEVEL OUTPUT CURRENT



TPS3610T50 MINIMUM PULSE DURATION AT V_{DD} vs THRESHOLD OVERDRIVE AT V_{DD}




Figure 25

TPS3610T50 MINIMUM PULSE DURATION AT PFI

THRESHOLD OVERDRIVE AT PFI




Figure 26



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TPS3610T50PW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 85	3610T50
TPS3610T50PWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3610T50
TPS3610T50PWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3610T50
TPS3610U18PW	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3610U18
TPS3610U18PW.A	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3610U18

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS3610T50PWR	PW	TSSOP	14	2000	530	10.2	3600	3.5
TPS3610T50PWR.A	PW	TSSOP	14	2000	530	10.2	3600	3.5
TPS3610U18PW	PW	TSSOP	14	90	530	10.2	3600	3.5
TPS3610U18PW.A	PW	TSSOP	14	90	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025