







TPS51385 SLUSF03 - AUGUST 2023


TPS51385 4.5-V to 24-V Input, 7-A Synchronous Buck Converter With Latched OVP/ UVP, Adjustable Soft Start, and PSM/OOA Modes

1 Features

- 4.5-V to 24-V input voltage range
- 0.6-V to 5.5-V output voltage range
- Integrated 22-m Ω and 11-m Ω MOSFETs
- Support 7-A continuous I_{OUT}
- 84-µA low quiescent current
- ±1% reference voltage (0.6 V) at 25°C
- ±1.5% reference voltage (0.6 V) at -40°C to 125°C
- 1-MHz switching frequency
- D-CAP3[™] control mode for fast transient response
- Supports POSCAP and all MLCC output capacitor
- Adjustable soft start and internal 1-ms soft start
- Selectable PSM and Out-of-Audio[™] (OOA) mode under light load and supports on-the-fly change
- Large duty operation support
- Power-good indicator to monitor output voltage
- Latched output OV and UV protection
- Non-latched UVLO and OT protection
- Cycle-by-cycle overcurrent protection
- Built-in output discharge feature
- Small 2.00-mm × 3.00-mm HotRod™ QFN
- Pin-to-pin compatible with TPS51386 (24 V, 8 A)

2 Applications

- Notebook and PC computers
- Ultrabook, tablet computers
- TV and STB, point-of-load (POL)
- Distributed power systems



3 Description

The TPS51385 is a monolithic, 7-A, synchronous buck converter with adaptive on-time D-CAP3 control mode. Integrated low R_{DS(on)} power MOSFETs enable high efficiency and offer ease-of-use with minimum external component count for space-constrained power systems. Features include an accurate reference voltage, fast load transient response, autoskip mode operation for light load efficiency, OOA light load operation with > 25-kHz switching frequency, D-CAP3 control mode with good line, load regulation, and does not require external compensation.

The TPS51385 provides complete protection OVP, UVP, OCP, OTP and UVLO. The device is combined power-good signal and output discharge function.


The TPS51385 supports both internal and external soft-start time options. The device has the internal fixed soft-start time 1 ms. If the application needs longer soft-start time, the external SS pin can be used to achieve longer soft-start time by connecting the external capacitor.

The TPS51385 are available in a thermally enhanced 12-pin QFN package and are designed to operate from –40°C to 125°C junction temperature.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TPS51385	RJN (VQFN-HR, 12)	2.00 mm × 3.00 mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- (2)The package size (length × width) is a nominal value and includes pins, where applicable.



Efficiency Curve, V_{OUT} = 5.1 V, PSM Mode



Table of Contents

1 Features1	7.4 Device Functional Modes	.12
2 Applications1	8 Application and Implementation	13
3 Description1	8.1 Application Information	13
4 Revision History2	8.2 Typical Application	
5 Pin Configuration and Functions3	8.3 Power Supply Recommendations	17
6 Specifications4	8.4 Layout	18
6.1 Absolute Maximum Ratings4	9 Device and Documentation Support	
6.2 ESD Ratings4	9.1 Device Support	19
6.3 Recommended Operating Conditions4	9.2 Receiving Notification of Documentation Updates	19
6.4 Thermal Information4	9.3 Support Resources	19
6.5 Electrical Characteristics5	9.4 Trademarks	19
6.6 Typical Characteristics7	9.5 Electrostatic Discharge Caution	19
7 Detailed Description9	9.6 Glossary	19
7.1 Overview9	10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram10	Information	20
7.3 Feature Description10		

4 Revision History

DATE	REVISION	NOTES
August 2023	*	Initial release



5 Pin Configuration and Functions




Figure 5-1. RJN Package 12-Pin VQFN-HR Top View

Table 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		DESCRIPTION
VIN	1	Р	Input voltage supply pin for the control circuitry. Connect the input decoupling capacitors between VIN and PGND.
PGND	2	G	Power ground terminal for the internal power FET
PG	3	0	Open Drain Power-Good Indicator. This pin is asserted low if output voltage is out of PG threshold, overvoltage or if the device is under thermal shutdown, EN shutdown or during soft start.
FB	4	ı	TPS51385 uses FB pin to regulate output voltage via feedback resistor divider network.
SS	5	0	Soft-start time selection pin for TPS51385. Connecting an external capacitor sets the soft-start time and if no external capacitor is connected, the soft-start time is approximately 1 ms.
NC	6	_	No connect pin
SW	7	0	Switch node terminal. Connect the output inductor to this pin.
VBST	8	I	Supply input for the high-side MOSFET gate drive. Connect the bootstrap capacitor between VBST and SW.
VCC	9	0	5-V internal VCC LDO output. This pin supplies voltage to the internal circuitry and gate driver. Bypass this pin with a 1-µF capacitor.
AGND	10	G	Ground of internal analog circuitry. Connect AGND to PGND at a single point close to AGND.
EN	11	I	Enable pin of buck converter. EN pin is a digital input pin, pull up to enable the converter, pull down to disable. Internal pulldown if EN pin is floating.
MODE	12	1	Mode selection pin. Connect MODE pin to VCC, or pull above 0.8 V for OOA mode operation, connect MODE to AGND or float for Power Save Mode. Internal pulldown if MODE pin is floating.



6 Specifications

6.1 Absolute Maximum Ratings

Over operating junction temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Input voltage	VIN	-0.3	28	V
Input voltage	VBST	-0.3	34	
Input voltage	VBST - SW	-0.3	6	V
Input voltage	EN, FB, MODE, SS	-0.3	6	V
Output voltage	SW (10-ns transient)	-4	28	
Output voltage	SW	-1.0	28	V
Output voltage	PG	-0.3	6	V
Output voltage	VCC	-0.3	6	V
Voltage	PGND, AGND	-0.3	0.3	V
TJ	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-55	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V(ESD)	V _(ESD) Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 (2)	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Input voltage range	VIN	4.5	24	V
Input voltage range	VBST	-0.1	29.5	V
Input voltage range	VBST – SW	-0.1	5.5	V
Input voltage range	EN, FB, MODE, SS	-0.3	5.5	V
Output voltage range	SW	-1.0	24	V
Output voltage range	PG, VCC	-0.1	5.5	V
Output current	IOUT		7	А
TJ		-40	125	°C

6.4 Thermal Information

		DE		
	THERMAL METRIC(1)	RJNR (QFN, JEDEC)	RJNR (QFN, TI EVM)	UNIT
		12 PINS	12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	72.7	37.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	50.1	Not Applicable (2)	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	18.7	Not Applicable (2)	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.8	3.7	°C/W



6.4 Thermal Information (continued)

		DEV	ICE	
	THERMAL METRIC ⁽¹⁾	RJNR (QFN, JEDEC)	RJNR (QFN, TI EVM)	UNIT
		12 PINS	12 PINS	
ΨЈВ	Junction-to-board characterization parameter	18.4	18.5	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

MODE connected to AGND, V_{EN} = 3.3V; T_J = -40°C to +125°C, Typical values are at T_J = 25°C and V_{VIN} = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY	(VIN)		•			
VIN	Input voltage range	VIN	4.5		24	V
I _{VIN}	VIN Supply Current (Quiescent)	No load, V _{EN} = 3.3 V, non-switching		84		μA
I _{INSDN}	VIN Shutdown Current	No load, V _{EN} = 0 V, PG open		3.7		μA
UVLO	'				'	
V _{VCC UVLO_R}	V _{CC} Under-Voltage Lockout	V _{VCC} rising		4.2	4.42	V
V _{VCC UVLO_F}	V _{CC} Undervoltage Lockout	V _{VCC} falling	3.65	3.85		V
V _{VCC UVLO_H}	V _{CC} Undervoltage Lockout	Hysteresis V _{CC} voltage		350	650	mV
ENABLE (EN), N	MODE					
V _{EN R}	EN Threshold High-level	V _{EN} rising		1.31	1.5	V
V _{EN_F}	EN Threshold Low-level	V _{EN} falling	1.0	1.13		V
V _{EN_H}	EN Threshold Low-level	Hysteresis		180		mV
I _{EN}	EN Pulldown Current	V _{EN} = 0.8 V	1.3	2.3		uA
V _{IL;MODE}	Low-Level Input Voltage at MODE Pin		0.4			V
V _{IH;MODE}	High-Level Input Voltage at MODE Pin				0.8	V
I _{MODE}	MODE Pulldown Current	V _{MODE} = 0.8 V	1.3	2.3	3.5	uA
vcc	'				'	
V _{VCC}	VCC Output Voltage	V _{VIN} > 5.2 V, I _{VCC} ≤ 1 mA	4.85	5	5.15	V
FEEDBACK VO	LTAGE (FB)					
	Feedback regulation voltage	T _J = 25°C	594	600	606	mV
V_{FB_REG}	Feedback regulation voltage	-40 °C ≤ T _J ≤ 125°C	591	600	609	mV
DUTY CYCLE at	nd FREQUENCY CONTROL					
f _{SW}	Switching frequency	CCM operation		1000		kHz
t _{ON(min)}	Minimum ON pulse width ⁽¹⁾	T _J = 25°C		65	75	ns
t _{OFF(min)}	Minimum OFF pulse width ⁽¹⁾	T _J = 25°C			190	ns
OOA FUNCTION	·	•	•			
t _{OOA}	OOA operation period	V _{MODE} = V _{VCC}		30	50	μs
SOFT-START (S	SS)		•			
t _{SS}	Internal fixed soft start		0.55	1	1.35	ms
I _{SS}	Soft-Start Charge Current		4	5	6	μΑ
POWER SWITC	HES (SW)		•			
R _{DSON(HS)}	High-side MOSFET on-resistance	T _J = 25°C		22		mΩ
R _{DSON(LS)}	Low-side MOSFET on-resistance	T _J = 25°C		11		mΩ
CURRENT LIMIT	т		•			
I _{OCL}	Low-side valley current limit	Valley current limit on LS FET	7.5	8.8	10	Α
I _{NOCL}	Low-side negative current limit	Sinking current limit on LS FET, OOA operation		3.1		Α
OUTPUT UNDE	RVOLTAGE AND OVERVOLTAGE PROTECTIO	N .	'			

⁽²⁾ The thermal simulation setup is not applicable to a TI EVM layout.



6.5 Electrical Characteristics (continued)

MODE connected to AGND, V_{EN} = 3.3V; T_J = -40°C to +125°C, Typical values are at T_J = 25°C and V_{VIN} = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OVP}	OVP Trip Threshold		117	120	123	%
t _{OVPDLY}	OVP Prop deglitch			20		μs
t _{OVPDLY}	OVP latch-off Prop deglitch			256		μs
V _{UVP}	UVP Trip Threshold		55	60	65	%
t _{UVPDLY}	UVP Prop deglitch			256		μs
POWER GOOI	D (PG)					
t _{PGDLY}	PG Start-Up delay	PG from low to high		500		μs
t _{PGDLY}	PG delay time when V _{FB} rising (fault)	PG from high to low		20		μs
t _{PGDLY}	PG delay time when V _{FB} falling (fault)	PG from high to low		28		μs
V _{PGTH}	PG Threshold when V _{FB} falling (fault)	V _{FB} falling (fault), percentage of V _{FB}	79	85	89	%
V _{PGTH}	PG Threshold when V _{FB} rising (good)	V _{FB} rising (good), percentage of V _{FB}	86	90	94	%
V _{PGTH}	PG Threshold when V _{FB} rising (fault)	V _{FB} rising (fault), percentage of V _{FB}	116	120	124	%
V _{PGTH}	PG Threshold when V _{FB} falling (good)	V _{FB} falling (good), percentage of V _{FB}	109	115	119	%
I _{PGMAX}	PG Sink Current	V _{PG} = 0.5 V		50		mA
I _{PGLK}	PG Leak Current	V _{PG} = 5.5 V			1	μA
OUTPUT DISC	CHARGE					
R _{DIS}	Discharge resistance	T _J = 25°C, V _{EN} = 0 V		160		Ω
THERMAL SH	UTDOWN		•			
$T_{J(SD)}$	Thermal shutdown threshold ⁽¹⁾			165		°C
T _{J(HYS)}	Thermal shutdown hysteresis (1)			20		°C

⁽¹⁾ Specified by design. Not production tested.


Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



6.6 Typical Characteristics


 V_{IN} = 12 V, T_J = -40°C to 125°C, unless otherwise specified.





6.6 Typical Characteristics (continued)

 V_{IN} = 12 V, T_J = -40°C to 125°C, unless otherwise specified.





7 Detailed Description

7.1 Overview

The TPS51385 is a 7-A, integrated FET, synchronous buck converter which operates from 4.5-V to 24-V input voltage (VIN), and the output is from 0.6 V to 5.5 V. The proprietary D-CAP3 control mode enables low external component count, ease of design, optimization of the power design for cost, size and efficiency.


The key feature of the TPS51385 is the ULQ[™] (Ultra Low Quiescent) extended battery life feature to enable low-bias current DC/DC converter. The ULQ extended battery life feature is extremely beneficial for long battery life in low power operation.

The device employs D-CAP3 control mode control that provides fast transient response with no external compensation components and an accurate feedback voltage. The control topology provides seamless transition between CCM operating mode at higher load condition and DCM operation at lighter load condition. Eco-mode allows the TPS51385 to maintain high efficiency at light load. OOA (Out-of-Audio) mode makes switching frequency above audible frequency larger than 25 kHz, even there is no loading at output side.

The TPS51385 is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 PWM Operation and D-CAP3™ Control Mode

The TPS51385 operates using the adaptive on-time PWM control with a proprietary D-CAP3 control mode, which enables low external component count with a fast load transient response while maintaining a good output voltage accuracy. At the beginning of each switching cycle, the high side MOSFET is turned on for an on-time set by an internal one shot timer. This on-time is set based on the converter input voltage, output voltage, and

the pseudo-fixed frequency, hence this type of control topology is called an adaptive on-time control. The one shot timer resets and turns on again after the feedback voltage (V_{FB}) falls below the internal reference voltage (V_{REF}). An internal ramp is generated which is fed to the FB pin to simulate the output voltage ripple. This action enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for D-CAP3 control mode topology.

The TPS51385 includes an error amplifier that makes the output voltage very accurate. For any control topology that is compensated internally, there is a range of the output filter it can support. The output filter used is a low pass L-C circuit. This L-C filter has double pole that is described in the following equation.

$$f_{P} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}} \tag{1}$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain. The low frequency L-C double pole has a 180 degree in phase. At the output filter frequency, the gain rolls off at a –40dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from –40dB to –20dB per decade and increases the phase to 90 degree one decade above the zero frequency. The internal ripple injection high frequency zero is optimized to provide fast transient response performance and also give an consideration to meet the stability requirement with typical external L-C filter. The inductor and capacitor selected for the output filter must be such that the double pole is located close enough to the high-frequency zero so that the phase boost provided by this high-frequency zero provides adequate phase margin for the stability requirement. The crossover frequency of the overall system must usually be targeted to be less than one-fifth of the switching frequency (F_{SW}).

7.3.2 VCC LDO

The VCC pin is the output of the internal 5-V linear regulator that creates the bias for all the internal circuitry and MOSFET gate drivers. The VCC pin must be bypassed with a minimum 1-µF, 10-V X5R rated capacitor. The UVLO circuit monitors the VCC pin voltage and disables the output when VCC falls below the UVLO threshold.

7.3.3 Soft Start

The TPS51385 has an internal 1-ms soft start, and also an external SS pin is provided for setting higher soft-start time if needed. When the EN pin becomes high, the soft-start function begins ramping up the reference voltage to the PWM comparator.

If the application needs a larger soft-start time, this soft-start time can be set by connecting a capacitor on SS pin. When the EN pin becomes high, the soft-start charge current (I_{SS}) begins charging the external capacitor (C_{SS}) connected between SS and AGND. The devices tracks the lower of the internal soft-start voltage or the external soft-start voltage as the reference. The equation for the soft-start time (T_{SS}) is shown in the following equation:

$$T_{SS} = \frac{C_{SS}(nF) \times V_{REF}(V) \times 1.4}{I_{SS}(\mu A)}$$
(2)

where

- V_{ref} is 0.6 V and I_{SS} is 5 μA
- · 1.4 is typical value of correlation factor

7.3.4 Enable Control

The EN pin controls the turn-on and turn-off of the device. When EN pin voltage is above the turn-on threshold which is around 1.31 V, the device starts switching and when the EN pin voltage falls below the turn-off threshold which is around 1.13V it stops switching.

7.3.5 Power Good

The Power Good (PGOOD) pin is an open drain output. After the FB pin voltage is between 90% and 115% of the internal reference voltage (V_{REF}) the PGOOD is de-asserted and floats after a 500- μ s de-glitch time. TI recommends a pullup resistor of 100 k Ω to pull it up to VCC. The PGOOD pin is pulled low when the FB pin

SLUSF03 - AUGUST 2023



voltage is lower than V_{UVP} or greater than V_{OVP} threshold or in an event of thermal shutdown or during the soft-start period.

7.3.6 Overcurrent Protection and Undervoltage Protection

The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. During the on time of the high-side FET switch, the switch current increases at a linear rate determined by input voltage, output voltage, the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{OUT} . If the measured drain to source voltage of the low-side FET is above the voltage proportional to current limit, the low side FET stays on until the current level becomes lower than the OCL level which reduces the output current available. When the current is limited the output voltage tends to drop because the load demand is higher than what the converter can support. When the output voltage falls below 60% of the target voltage, the UVP comparator detects it and shuts down the device after a wait time of 256 us. In this type of valley detect control, the load current is higher than the OCL threshold by one half of the peak to peak inductor ripple current. This protection is a latch function, fault latching can be re-set by EN going low or VIN power cycling.

7.3.7 UVLO Protection

Undervoltage Lock Out protection (UVLO) monitors the internal VCC regulator voltage. When the VCC voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.

7.3.8 Overvoltage Protection

TPS51385 detects overvoltage and undervoltage conditions by monitoring the feedback voltage (VFB). When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and output is discharged after a wait time of 20 us. When the OV fault comparator has been tripped for 256 us, the part latches off. When the overvoltage condition is removed, output remains latched until EN is toggled to low then high, or the power cycling VIN.

7.3.9 Output Voltage Discharge

TPS51385 has a 160-ohm discharge switch that discharges the output V_{OUT} through the SW pin during any event of fault like output overvoltage, output undervoltage, TSD, or if VCC voltage is below the UVLO and when the EN pin voltage (V_{EN}) is below the turn-on threshold.

7.3.10 Thermal Shutdown

The device monitors the internal die temperature. If this temperature exceeds the thermal shutdown threshold value (T_{SDN} typically 165°C) the device shuts off. This protection is a non-latch protection. The device re-starts switching when the temperature goes below the thermal shutdown threshold and 20°C hysterisis.

7.4 Device Functional Modes

7.4.1 MODE Pin

TPS51385 has a MODE pin that can be used to toggle mode of the device by pulling it high (> 0.8 V) or low (< 0.4 V). When the MODE pin is pulled high, the pin enables the converter to operate in Out-of-Audio™ (OOA) mode. When the MODE pin is pulled low or float, the converter goes into Power Save Mode (PSM). The MODE pin can be toggled dynamically, even when the converter is in operation.

7.4.2 Out-of-Audio™ Mode

Out-of-Audio (OOA) mode is a unique control feature, If the MODE pin is selected to operate in OOA mode, when the device works at light load, the minimum switching frequency is above 25 kHz which avoids the audible noise in the system.

7.4.3 Power Save Mode (PSM)

The TPS51385 can be placed in power save mode by floating the MODE pin or pulling the MODE pin low (< 0.4 V), which is helpful to improve efficiency at light load.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The schematic shows a typical application for TPS51385. This design converts an input voltage range of 6 V to 24 V down to 5.1 V with a maximum output current of 7 A.

8.2 Typical Application




Figure 8-1. Application Schematic

8.2.1 Design Requirements

Table 8-1. Design Parameters

	Table 6 11 Boolgii 1 di amotoro					
	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{OUT}	Output voltage			5.1		V
I _{OUT}	Output current				7	Α
V _{IN}	Input voltage		6	19.5	24	V
V _{OUT(ripple)}	Output voltage ripple	V _{IN} = 19.5 V, I _{OUT} = 7 A		35		mV _(P-P)
F _{SW}	Switching frequency	V _{IN} = 19.5 V, I _{OUT} = 7 A		1000		kHz
Operating Mode		Float MODE pin (default)		PSM		
T _A	Ambient temperature			25		°C

8.2.2 Detailed Design Procedure

8.2.2.1 External Component Selection

8.2.2.1.1 Inductor Selection

The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output capacitor must have a ripple current rating higher than the inductor ripple current. See Table 8-2 for recommended inductor values.

The RMS and peak currents through the inductor can be calculated using Equation 3 and Equation 4. Make sure that the inductor is rated to handle these currents.

$$I_{L(rms)} = \sqrt{\left(I_{OUT}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(max)} - V_{OUT}\right)}{V_{IN(max)} \times L_{OUT} \times F_{SW}}\right)\right)}$$
(3)



$$I_{L(peak)} = I_{OUT} + \frac{I_{OUT(ripple)}}{2}$$
 (4)

During transient, short-circuit conditions the inductor current can increase up to the current limit of the device, so choose an inductor with a saturation current higher than the peak current under current limit condition.

8.2.2.1.2 Output Capacitor Selection

After selecting the inductor the output capacitor must be optimized. In D-CAP3 control mode, the regulator reacts within one cycle to the change in the duty cycle so the good transient performance can be achieved without needing large amounts of output capacitance. Table 8-2 lists the recommended output capacitance range.

Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor must be less than $V_{OUT(ripple)}/I_{OUT(ripple)}$

Table 8-2. Recommended Component Values

V _{OUT} (V)	R _{LOWER} (Kohm)	R _{UPPER} (Kohm)	F _{sw} (kHz)	Typical L _{OUT} (µH)	C _{OUT(Range)} (μF)	C _{FF(Range)} (pF)	
1	30	20	1000	0.47/0.68	44-500	-	
1.8	20	40	1000	0.68/1.0	44-500	0-100	
3.3	20	90	1000	1.0/1.5	44-500	0-100	
5	20	147	1000	1.0/1.5	44-500	0-100	

8.2.2.1.3 Input Capacitor Selection

The minimum input capacitance required is given in Equation 5.

$$C_{IN(min)} = \frac{I_{OUT} \times V_{OUT}}{V_{INripple} \times V_{IN} \times F_{SW}}$$
(5)


TI recommends using a high quality X5R or X7R input decoupling capacitors of 22 μ F on the input voltage pin. The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by Equation 6 below:

$$I_{CIN(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}}} \times \frac{\left(V_{IN(min)} - V_{OUT}\right)}{V_{IN(min)}}$$
(6)




8.2.3 Application Curves


 V_{IN} = 19.5 V, T_a = 25°C unless otherwise specified.











8.3 Power Supply Recommendations

The TPS51385 are intended to be powered by a well regulated DC voltage. The input voltage range is 4.5 V to 24 V. TPS51385 are buck converters. The input supply voltage must be greater than the desired output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far from the TPS51385 circuit, TI recommends some additional input bulk capacitance. Typical values are $100~\mu\text{F}$ to $470~\mu\text{F}$.



8.4 Layout

8.4.1 Layout Guidelines

Layout is a critical portion of good power supply design. Key guidelines to follow for the layout are:

- Make VIN, PGND, and SW traces as wide as possible to reduce trace impedance and improve heat dissipation. Use vias and traces on others layers to reduce VIN and PGND trace impedance.
- Use multiple vias near the PGND pins and use the layer directly below the device to connect them together, which helps to minimize noise and can help heat dissipation
- Use vias near both VIN pins and provide a low impedance connection between them through an internal layer.
- Place the smaller value high frequency bypass ceramic capacitors from each VIN to PGND pins and place
 them as close as possible to the device on the same side of the PCB. Place the remaining ceramic input
 capacitance next to these high frequency bypass capacitors. The remaining input capacitance can be placed
 on the other side of the board but use as many vias as possible to minimize impedance between the
 capacitors and the pins of the IC.
- Route FB traces away from the noisy switch node. Place the bottom resistor in the FB divider as close as
 possible to the FB pin of the IC. Also keep the upper feedback resistor and the feedforward capacitor near
 the IC. Connect the FB divider to the output voltage at the desired point of regulation.
- Place the BOOT-SW capacitor as close as possible to the BOOT and SW pins.

8.4.2 Layout Example

The following figure shows the recommended top side layout.




Figure 8-18. Top Side Layout



9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

D-CAP3[™], Out-of-Audio[™], HotRod[™], ULQ[™], and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback



www.ti.com 11-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS51385RJNR	ACTIVE	VQFN-HR	RJN	12	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	51385	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Sep-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51385RJNR	VQFN- HR	RJN	12	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION


www.ti.com 15-Sep-2023



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	TPS51385RJNR	VQFN-HR	RJN	12	3000	210.0	185.0	35.0

PLASTIC SMALL OUTLINE- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE- NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE- NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated