


TPS544A28 4V to 16V Input, 12A, Remote Sense Synchronous Buck Converter With PMBus®

1 Features

- 4V to 16V input voltage range without external bias
- 2.7V to 16V input voltage range with external bias
- 3.1V to 4.5V external VCC bias support
- 8.5mΩ and 3.0mΩ MOSFETs ($V_{VCC} = 3.3V$)
- 12A continuous output current
- PMBus® 1.4 compliant
- Optimized 19-pin WQFN-HR package for efficiency and thermal performance
- 1% output voltage accuracy with internal feedback, $T_J = -40^{\circ}C$ to $+150^{\circ}C$
- 0.4V to 5.5V output voltage range
- Differential remote sense
- D-CAP4 with ultra-fast load-step response supports all ceramic output capacitors
- User programmable NVM
- Selectable auto-skip Eco-mode for high light-load efficiency
- Programmable valley current limit
- 500kHz, 600kHz, 800kHz, 1.0MHz, 1.2MHz, 1.4MHz selectable switching frequency
- Programmable soft-start time
- Prebiased start-up capability
- Open-drain power-good output
- Overvoltage and undervoltage fault protection
- 3mm × 3mm (0.4mm pin pitch) and 3mm × 3.5mm (0.5 pin pitch) 19-pin QFN packages
- Pin-to-pin compatible with 20A TPS544B28

2 Applications

- [Data center compute](#)
- [Data center networking](#)
- [Industrial automation](#)
- [Baseband unit \(BBU\)](#)



Simplified Schematic

3 Description

The TPS544A28 device is a small, high-efficiency, synchronous buck converter with an adaptive on-time D-CAP4 control mode. The control method provides low minimum on-time and fast load-transient response across the entire output voltage range without requiring an external compensation network.

The TPS544A28 device has differential remote sense, high-performance integrated MOSFETs, $\pm 7.5\%$ current telemetry accuracy $\geq 6A$, and supports $\pm 0.5\%$ output voltage accuracy with internal feedback, $V_{OSL} = 1$ or 0.5 , and $T_J = 0^{\circ}C$ to $+85^{\circ}C$. The device features accurate load and line regulation and Eco-mode or Forced Continuous Conduction Mode (FCCM) operation.

The PMBus® interface with 1MHz clock support gives a convenient, standardized digital interface for device configuration as well as output voltage, output current, and die temperature telemetry. Pinstrap options allow for the configuration of the overcurrent limit, fault response, internal or external feedback, output voltage selection, and switching frequency. Internal NVM is also available to store a variety of the PMBus parameters.


The TPS544A28 device is a lead-free device. The device is RoHS compliant without exemption.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TPS544A28	VAN (WQFN-HR, 19)	3mm × 3mm
	RBH (WQFN-HR, 19)	3mm × 3.5mm

(1) For more information, see [Section 12](#).

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application Efficiency ($V_{IN} = 12V$, External $V_{CC} = 3.3V$, $F_{sw} = 800kHz$, $L = 550nH$, $1.4m\Omega$)



Table of Contents

1 Features	1	8 Programming Registers	35
2 Applications	1	8.1 Register Map.....	36
3 Description	1	9 Application and Implementation	82
4 Related Products	3	9.1 Application Information.....	82
5 Pin Configuration and Functions	4	9.2 Typical Application.....	82
6 Specifications	6	9.3 Power Supply Recommendations.....	88
6.1 Absolute Maximum Ratings.....	6	9.4 Layout.....	89
6.2 ESD Ratings.....	6	10 Device and Documentation Support	92
6.3 Recommended Operating Conditions.....	6	10.1 Documentation Support.....	92
6.4 Thermal Information.....	7	10.2 Receiving Notification of Documentation Updates..	92
6.5 Electrical Characteristics.....	7	10.3 Support Resources.....	92
6.6 Typical Characteristics.....	11	10.4 Trademarks.....	92
7 Detailed Description	15	10.5 Electrostatic Discharge Caution.....	92
7.1 Overview.....	15	10.6 Glossary.....	92
7.2 Functional Block Diagram.....	15	11 Revision History	92
7.3 Feature Description.....	16	12 Mechanical, Packaging, and Orderable	
7.4 Device Functional Modes.....	34	Information	93

4 Related Products

DEVICE NUMBER	MAXIMUM OUTPUT CURRENT	V _O ADJUST	PINSTRAP CONFIGURABILITY	DIGITAL INTERFACE	TELEMETRY
TPS548B23	20A	0.5V – 5.5V	Internal, external FB, F _{sw} , FCCM/PFM, OCP, hiccup/latch-off, SS time	N/A	No
TPS548A23	12A				
TPS544B28	20A	0.4V – 5.5V		PMBus®	Yes
TPS544A28	12A				

5 Pin Configuration and Functions




Figure 5-1. VAN Package, 19-Pin, 3mm × 3mm (0.4mm Pin Pitch) WQFN-HR (Top View)




Figure 5-2. VAN Package, 19-Pin, 3mm × 3mm (0.4mm Pin Pitch) WQFN-HR (Bottom View)




Figure 5-3. RBH Package 19-Pin 3mm × 3.5mm (0.5mm Pin Pitch) WQFN-HR (Top View)




Figure 5-4. RBH Package 19-Pin 3mm × 3.5mm (0.5mm Pin Pitch) WQFN-HR (Bottom View)

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO		
PG	1	O	Open-drain power-good status signal. Connect an external pullup resistor to a voltage source. When the FB voltage moves outside the specified limits, PG goes low after the specified delay.
MS2	2	I	Multifunction select pin. A resistor from the MS2 pin to AGND selects the output voltage setting, VOUT_SCALE_LOOP, and internal or external feedback.
MS1	3	I	Multifunction select pin. A resistor from the MS1 pin to AGND selects the switching frequency, valley current limit threshold, and soft start time.
VIN	4, 12	P	Power-supply input pins for both the power stage MOSFETs and the internal LDO. Place the decoupling input capacitors from VIN pins to PGND pins as close as possible. A capacitor from each VIN to PGND close to IC is required.
PGND	5, 11	G	Ground return for the power stage. This pin is internally connected to the source of the low-side MOSFET. Place as many vias as possible beneath the PGND pins and as close as possible to the PGND pins. This action minimizes parasitic impedance and also lowers thermal resistance.
VCC	6	P	Internal 3V LDO output. A 3.1V to 4.5V external bias can be connected to this pin to save the power losses on the internal LDO. The voltage source on this pin powers both the internal circuitry and gate driver. Bypass with a 1µF, > 6.3V rating, ceramic capacitor from VCC pin to PGND. Place this capacitor as close to the VCC and PGND pins as possible to minimize loop inductance.
SW	7, 8, 9	O	Output switching terminal of the power converter. Connect this pin to the output inductor.
BST	10	I/O	Supply for the internal high-side MOSFET gate driver (boost terminal). Connect the bootstrap capacitor from this pin to SW node.
ADR	13	I	PMBus® Address select pin. A resistor from the ADR pin to AGND selects the PMBus device address and the fault recovery (hiccup or latch-off) mode.
SDA	14	I	PMBus® bi-directional serial data pin
SCL	15	I	PMBus® serial clock pin
EN	16	I	Enable pin. The enable pin turns the DC/DC switching converter on or off. Floating EN pin before start-up disables the converter. The recommended maximum voltage applied to the EN pin is 5.5V. TI <i>does not</i> recommend connecting the EN pin to VIN pin directly.
VOS/FB	17	I	Output voltage feedback input. Positive input of the differential remote sense circuit, connect to the Vout sense point on the load side. When configured for external feedback, a resistor divider from the VOUT to GOS (tapped at FB pin) sets the output voltage.
GOS	18	I	Negative input of the differential remote sense circuit. Connect to a ground sense point near the load.
AGND	19	G	Analog ground return and reference for the internal control circuits.

(1) I = Input, O = Output, P = Supply, G = Ground

6 Specifications

6.1 Absolute Maximum Ratings

Over operating junction temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Pin voltage	VIN	−0.3	19	V
Pin voltage	SW - PGND, DC	−0.3	19	V
Pin voltage	SW - PGND, transient < 10ns	−4	20	V
Pin voltage	VIN – SW, DC	−0.3	19	V
Pin voltage	VIN – SW, transient < 10ns	−3	25	V
Pin voltage	BOOT - PGND	−0.3	24.5	V
Pin voltage	BOOT – SW	−0.3	5.5	V
Pin voltage	MS1, MS2, SDA, SCL, VCC	−0.3	5	V
Pin voltage	VOS/FB, PG, EN	−0.3	6	V
Pin voltage	GOS, PGND	−0.3	0.3	V
Sink current	PG		15	mA
Operating junction temperature	T _J	−40	150	°C
Storage Temperature	T _{stg}	−55	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{IN}	Input voltage range	Internal LDO	4		16	V
V _{IN}	Input voltage range	3.1V ≤ V _{VCC} External Bias ≤ 4.5V	2.7		16	V
V _{IN}	Input voltage range	V _{VCC} ≤ 3.6V, −10°C ≤ T _J ≤ 125°C	4		17	V
Pin voltage		V _{GOS} versus V _{AGND}	−0.1		0.1	V
		EN, PG	−0.1		5.5	V
V _{VCC}	External bias range	V _{VIN} ≤ 16V	3.1		4.5	V
V _{VCC}	External bias range	16V < V _{VIN} ≤ 17V, −10°C ≤ T _J ≤ 125°C,	3.1		3.6	V
V _{OUT}	Output voltage range	V _{OUT}	0.4		5.5	V
I _{PG}	Power-good sinking current	PG			10	mA
I _{OUT}	Output current	SW			12	A
I _{LPEAK}	Maximum peak inductor current	SW			31	A
T _J	Operating junction temperature		−40		150	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS544A28				UNIT
		VAN (WQFN-HR, JEDEC LAYOUT)	VAN (WQFN-HR, APPLICATION LAYOUT, 6-LAYER PCB)	RBH (WQFN-HR, JEDEC LAYOUT)	RBH (WQFN-HR, APPLICATION LAYOUT, 6-LAYER PCB)	
		19 PINS	19 PINS	19 PINS	19 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	59	19.0 ⁽²⁾	54.4	18.8 ⁽²⁾	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	32.6	Not applicable ⁽³⁾	30.9	Not applicable ⁽³⁾	°C/W
R _{θJB}	Junction-to-board thermal resistance	18.4	Not applicable ⁽³⁾	21.5	Not applicable ⁽³⁾	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.77	Not applicable ⁽³⁾	1.0	Not applicable ⁽³⁾	°C/W
ψ _{JB}	Junction-to-board characterization parameter	18.4	Not applicable ⁽³⁾	21.5	Not applicable ⁽³⁾	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.
- (2) Measured on TPS544B28EVM with 1.0W dissipated in the device.
- (3) The thermal test or simulation setup is not applicable to an application layout.

6.5 Electrical Characteristics

T_J = –40°C to +150°C, V_{VCC} = 3.3V (external), V_{VIN} = 4V to 16V. Typical values are at T_J = 25°C and V_{VIN} = 12V (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I _{Q(VIN)}	VIN quiescent current	Non-switching, V _{EN} = 2V, V _{FB} = V _{FB_REG} + 50mV, no external bias on VCC pin		2800		μA
I _{Q(VIN)}	VIN quiescent current with external VCC bias	T _J = 25°C, V _{IN} = 12V, V _{EN} = 2V, V _{FB} = V _{FB_REG} + 10mV (non-switching), 3.3V external bias on VCC pin		250	400	μA
I _{Q(VCC)}	VCC quiescent current	T _J = 25°C, V _{IN} = 12V, V _{EN} = 2V, V _{FB} = V _{FB_REG} + 10mV (non-switching), 3.3V external bias on VCC pin		2500	4500	μA
I _{VCC}	VCC external bias current ⁽¹⁾	T _J = 25°C, V _{IN} = 12V, V _{EN} = 2V, regular switching, V _{OUT} = 1.0V, f _{SW} = 600kHz, 3.3V external bias on VCC pin		10		mA
I _{VCC}	VCC external bias current ⁽¹⁾	T _J = 25°C, V _{IN} = 12V, V _{EN} = 2V, regular switching, V _{OUT} = 1.0V, f _{SW} = 1200kHz, 3.3V external bias on VCC pin		16		mA
INTERNAL LDO (VCC)						
V _{VCC}	Internal LDO output voltage		2.85	3.0	3.1	V
I _{VCC}	Internal LDO short-circuit current limit	V _{VIN} = 12V	50	180		mA
UVLO						
V _{INUVLO(R)}	VIN UVLO rising threshold	V _{IN} rising, 3.3V external bias on VCC pin	2.35	2.4	2.5	V
V _{INUVLO(F)}	VIN UVLO falling threshold	V _{IN} falling, 3.3V external bias on VCC pin	2.3	2.35	2.4	V
V _{INUVLO(H)}	VIN UVLO hysteresis			0.15		V
ENABLE						
V _{EN(R)}	EN voltage rising threshold	EN rising, enable switching	1.15	1.2	1.25	V
V _{EN(F)}	EN voltage falling threshold	EN falling, disable switching	0.95	1.0	1.05	V
V _{EN(H)}	EN voltage hysteresis			200		mV
I _{EN(Hys)}	EN pin hysteresis current	EN > V _{EN(R)}		5		μA
	EN internal pull-down resistance	EN pin to AGND	0.74	1	1.27	MΩ
PINSTRAP						
R _{MSX_TRIP}	MSx resistor step range accuracy		–2%		+ 2%	
SERIAL INTERFACE						
V _{IH(SDx)}	High-level input voltage on SDA, SCL		1.35			V
V _{IL(SDx)}	Low-level input voltage on SCL, SDA				0.8	

6.5 Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{VCC} = 3.3\text{V}$ (external), $V_{VIN} = 4\text{V}$ to 16V . Typical values are at $T_J = 25^{\circ}\text{C}$ and $V_{VIN} = 12\text{V}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{th_rise}(SDx)$	Rising Threshold SCL, SDA		1.03	1.1	1.17	V
$V_{th_fall}(SDx)$	Falling Threshold on SCL, SDA		0.84	0.9	0.96	V
$V_{th_hys}(SDx)$	Hysteresis on SCL, SDA		0.188	0.2	0.212	V
$I_{IH}(SDx)$	Input high level current into SCL, SDA		-10		10	μA
$I_{IL}(SDx)$	Input low level current into SCL, SDA		-10		10	μA
$V_{OL}(SDx)$	Output low level voltage on SDA	$V_{CC} \geq 4.5\text{V}$, $I_{pin} = 20\text{mA}$			0.4	V
$I_{OH}(SDx)$	Output high level open drain leakage current into SDA	$V_{pin} = 5.5\text{V}$			10	μA
$I_{OL}(SDx)$	Output low level open drain sinking current on PMB_DATA	$V_{pin} = 0.4\text{V}$	20			mA
C_{PIN_SDx}	SCL and SDA pin input capacitance ⁽¹⁾	$V_{pin} = 0.1\text{V}$ to 1.35V			5	pF
f_{SDxmin}	Minimum PMBus operating Frequency				10	kHz
f_{SDxmax}	Maximum PMBus operating Frequency		1000			kHz
f_{SDx_CLK}	PMBus operating frequency range		10		1000	kHz
t_{BUF}	Bus free time between a STOP and START condition		0.5			μs
t_{HD_STA}	Hold time for a (repeated) START condition		0.26			μs
t_{SU_STA}	Setup time for a repeated START condition		0.26			μs
t_{SU_STO}	Setup time for a STOP condition		0.26			μs
t_{HD_SDA}	SDA hold time		0			μs
t_{SU_SDA}	SDA setup time		50			ns
$t_{TIMEOUT}$	Detect clock low timeout		25	30	35	ms
t_{LOW}	Low period of SCL		0.5			μs
t_{HIGH}	High period of SCL		0.26			μs
t_{R_SDx}	SCL and SDA rise time ⁽¹⁾	1000kHz class; $V_{IL(MAX)} - 150\text{mV}$ to $V_{IH(MIN)} + 150\text{mV}$			120	ns
t_{F_SDx}	SCL and SDA fall time ⁽¹⁾	1000kHz class; $V_{IH(MIN)} + 150\text{mV}$ to $V_{IL(MAX)} - 150\text{mV}$			120	ns
N_{WR_NVM}	Number of NVM writeable cycles ⁽¹⁾	$-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$	1000			cycle
START-UP						
R_{PIN_STRAP}	Pin-strap resistor step range accuracy	$0.82\text{k}\Omega \leq R_{PIN_STRAP} \leq 82\text{k}\Omega$	-4%		+4%	
t_{SS}	Soft-start time ⁽¹⁾	From start of switching to $V_{FB} = 0.5\text{V}$, $t_{SS} = 0.5\text{ms}$ setting	0.4	0.5	0.6	ms
t_{SS}	Soft-start time ⁽¹⁾	From start of switching to $V_{FB} = 0.5\text{V}$, $t_{SS} = 1\text{ms}$ setting	0.8	1	1.2	ms
t_{SS}	Soft-start time ⁽¹⁾	From start of switching to $V_{FB} = 0.5\text{V}$, $t_{SS} = 2\text{ms}$ setting	1.6	2	2.4	ms
t_{SS}	Soft-start time	From start of switching to $V_{FB} = 0.5\text{V}$, $t_{SS} = 4\text{ms}$ setting	3.2	4	4.8	ms
t_{EN_DLY}	EN HIGH to start of switching delay	$TON_Delay = 0$		50		μs
REFERENCE VOLTAGE (FB)						
V_{VOS_REG}	Output voltage regulation accuracy	Internal Feedback Configuration, $T_J = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $VOSL = 1$ or 0.5	-0.5%		+0.5%	
V_{VOS_REG}	Output voltage regulation accuracy	Internal Feedback Configuration, $VOSL = 1$ or 0.5	-0.75%		+ 0.75%	
V_{VOS_REG}	Output voltage regulation accuracy	Internal Feedback Configuration, $T_J = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $VOSL = 0.25$ or 0.125	-0.75%		+ 0.75%	
V_{VOS_REG}	Output voltage regulation accuracy	Internal Feedback Configuration, $VOSL = 0.25$ or 0.125	-1%		+1%	
V_{FB_REG}	Feedback voltage regulation accuracy	External Feedback Configuration, $T_J = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	-0.5%		+0.5%	
V_{FB_REG}	Feedback voltage regulation accuracy	External Feedback Configuration	-0.75%		+ 0.75%	

6.5 Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{VCC} = 3.3\text{V}$ (external), $V_{VIN} = 4\text{V}$ to 16V . Typical values are at $T_J = 25^{\circ}\text{C}$ and $V_{VIN} = 12\text{V}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{FB(LKG)}$	FB input leakage current	$V_{FB} = V_{FB_REG}$			160	nA
DIFFERENTIAL REMOTE SENSE AMPLIFIER						
I_{GOSNS}	Leakage current out of GOS pin	$V_{GOS} - V_{AGND} = 100\text{mV}$			80	μA
V_{ICM}	GOS common mode voltage for regulation ⁽¹⁾	V_{GOS} versus V_{AGND}	-0.1		0.1	V
TELEMETRY						
$M_{IOUT(mg)}$	Output current measurement range		0		14	A
$M_{IOUT(acc)}$	Output current measurement accuracy	$3\text{A} < I_{OUT} \leq 6\text{A}$	-10%		10%	
		$6\text{A} < I_{OUT} \leq 12\text{A}$	-7.5%		7.5%	
$M_{IOUT(off)}$	Output current measurement offset	$I_{OUT} \leq 3\text{A}$	-0.6		0.6	A
$M_{VOUT(mg)}$	Output voltage measurement range		0		6	V
$M_{VOUT(acc)}$	Output voltage measurement accuracy	$400\text{mV} \leq V_{OUT} \leq 5.5\text{V}$	-2%		2%	
$M_{VOUT(lsb)}$	Output voltage measurement bit resolution			1		mV
$M_{TSNS(mg)}$	Internal temperature sense range ⁽¹⁾		-40		150	$^{\circ}\text{C}$
$M_{TSNS(lsb)}$	Internal temperature sense bit resolution, (8Dh) READ_TEMP1			1		$^{\circ}\text{C}$
$M_{TSNS(acc)}$	Internal temperature sense accuracy	$-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$	-1.5	+2.5	+6.5	$^{\circ}\text{C}$
SWITCHING FREQUENCY						
$f_{SW(FCCM)}$	Switching frequency, FCCM operation	$V_{VIN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$, $F_{SW} = 500\text{kHz}$, No load	425	500	575	kHz
$f_{SW(FCCM)}$	Switching frequency, FCCM operation	$V_{VIN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$, $F_{SW} = 600\text{kHz}$, No load	510	600	690	kHz
$f_{SW(FCCM)}$	Switching frequency, FCCM operation ⁽¹⁾	$V_{VIN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$, $F_{SW} = 800\text{kHz}$, No load	680	800	920	kHz
$f_{SW(FCCM)}$	Switching frequency, FCCM operation	$V_{VIN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$, $F_{SW} = 1.0\text{MHz}$, No load	850	1000	1150	kHz
$f_{SW(FCCM)}$	Switching frequency, FCCM operation ⁽¹⁾	$V_{VIN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$, $F_{SW} = 1.2\text{MHz}$, No load	1020	1200	1380	kHz
$f_{SW(FCCM)}$	Switching frequency, FCCM operation	$V_{VIN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$, $F_{SW} = 1.4\text{MHz}$, No load	1190	1400	1610	kHz
POWER STAGE						
$R_{DS(on)(HS)}$	High-side MOSFET on-resistance	$V_{BOOT-SW} = 3.3\text{V}$		8.5		m Ω
$R_{DS(on)(LS)}$	Low-side MOSFET on-resistance	$V_{VCC} = 3.3\text{V}$		3.0		m Ω
$t_{ON(min)}$	Minimum ON pulse width ⁽¹⁾			25		ns
$t_{OFF(min)}$	Minimum OFF pulse width ⁽¹⁾				150	ns
	Output discharge MOSFET on-resistance	$V_{IN} = 12\text{V}$, $V_{SW} = 1\text{V}$, power conversion disabled		100		Ω
$I_{BOOT(LKG)}$	Leakage current into BOOT pin	$V_{BOOT-SW} = 3\text{V}$, Enabled, Not switching.		30		μA
POWER GOOD						
$V_{PGTH(RISE_OV)}$	Power-Good threshold	FB rising, PG high to low	105%	110%	116.4%	
$V_{PGTH(RISE_UV)}$	Power-Good threshold	FB rising, PG low to high	84.9%	90%	96.4%	
$V_{PGTH(FALL_UV)}$	Power-Good threshold	FB falling, PG high to low	79.2%	85%	91.7%	
t_{PG_DLY}	PG delay going from low to high during startup			1.1	1.5	ms
	PG delay going from high to low			4	6.2	μs
$I_{PG(LKG)}$	PG pin leakage current when open drain output is high	$V_{PG} = 4.5\text{V}$			5	μA
	PG pin output low-level voltage	$I_{PG} = 7\text{mA}$			600	mV
	PG pin output low-level when VIN and VCC are low	$V_{VIN} = 0\text{V}$, $V_{VCC} = 0\text{V}$, $V_{EN} = 0\text{V}$, PG pulled up to 3.3V through a 100k Ω resistor			940	mV
	PG pin output low-level when VIN and VCC are low	$V_{VIN} = 0\text{V}$, $V_{VCC} = 0\text{V}$, $V_{EN} = 0\text{V}$, PG pulled up to 3.3V through a 10k Ω resistor			1100	mV

6.5 Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{VCC} = 3.3\text{V}$ (external), $V_{VIN} = 4\text{V}$ to 16V . Typical values are at $T_J = 25^{\circ}\text{C}$ and $V_{VIN} = 12\text{V}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OVERCURRENT PROTECTION						
	Low-side valley current limit	Valley current on LS FET, $R_{MS1} = \text{GND}$	11.5	13	14.5	A
		Valley current on LS FET, $R_{MS1} = 4.7\text{k}\Omega^{(1)}$	9	10	11	A
		Valley current on LS FET, $R_{MS1} = 22\text{k}\Omega^{(1)}$	6	7	8	A
		Valley current on LS FET, $R_{MS1} = 56\text{k}\Omega^{(1)}$	3	4	5	A
$I_{\text{LS(NOC)}}$	Low-side negative current limit	Sinking current limit on LS FET		−6	−4	A
I_{ZC}	Zero-cross detection current threshold to enter DCM, open loop	$V_{\text{IN}} = 12\text{V}$		−750		mA
$I_{\text{ZC(HYS)}}$	Zero-cross detection current threshold hysteresis after entering DCM, open loop	$V_{\text{IN}} = 12\text{V}$		1000		mA
OUTPUT OVP AND UVP						
$V_{\text{OVP_FIX}}$	Fixed Overvoltage-protection (OVP) threshold voltage	V_{FB} rising, $\text{VOUT_SCALE_LOOP} = 1$		1.1		V
$V_{\text{OVP_FIX}}$	Fixed Overvoltage-protection (OVP) threshold voltage	V_{FB} rising, $\text{VOUT_SCALE_LOOP} = 0.5$		2.2		V
$V_{\text{OVP_FIX}}$	Fixed Overvoltage-protection (OVP) threshold voltage	V_{FB} rising, $\text{VOUT_SCALE_LOOP} = 0.25$		4.4		V
$V_{\text{OVP_FIX}}$	Fixed Overvoltage-protection (OVP) threshold voltage	V_{FB} rising, $\text{VOUT_SCALE_LOOP} = 0.125$		6.6		V
V_{OVP}	Overvoltage-protection (OVP) threshold voltage	V_{FB} rising	107%	116%	125%	
t_{OVPDLY}	OVP delay	With 100mV overdrive		400		ns
V_{UVP}	Undervoltage-protection (UVP) threshold voltage	V_{FB} falling	73.9%	80%	87%	
t_{UVPDLY}	UVP filter delay			70		μs
	Hiccup wait time	Hiccup mode enabled		56		ms
THERMAL SHUTDOWN						
$T_{\text{J(SD)}}$	Thermal shutdown threshold ⁽¹⁾	Temperature rising		165		°C
$T_{\text{J(HYS)}}$	Thermal shutdown hysteresis ⁽¹⁾			15		°C

(1) Specified by design; not tested in production.

6.6 Typical Characteristics




Figure 6-1. Efficiency with $V_{OUT} \geq 3.3V$




Figure 6-2. Efficiency with $V_{OUT} \leq 1.2V$




Figure 6-3. Efficiency vs V_{CC} Bias with $V_{OUT} = 1.25V$




Figure 6-4. Efficiency vs V_{IN} with $V_{OUT} = 1.8V$




Figure 6-5. Efficiency vs V_{IN} with $V_{OUT} = 0.4V$




Figure 6-6. $I_{Q(VIN)}$ vs Junction Temperature

6.6 Typical Characteristics (continued)




Figure 6-7. $I_{Q(VIN)}$ vs Junction Temperature




Figure 6-8. $I_{Q(VCC)}$ vs Junction Temperature




Figure 6-9. V_{CC} LDO vs Junction Temperature




Figure 6-10. V_{IN} Pin Undervoltage Lockout vs Junction Temperature




Figure 6-11. V_{REF} vs Junction Temperature




Figure 6-12. Internal Resistor Divider Accuracy vs Junction Temperature

6.6 Typical Characteristics (continued)




Figure 6-13. Switching Frequency vs Duty Cycle




Figure 6-14. Switching Frequency vs Junction Temperature




Figure 6-15. Switching Frequency vs Junction Temperature




Figure 6-16. Switching Frequency vs Junction Temperature




Figure 6-17. Switching Frequency vs Junction Temperature




Figure 6-18. Switching Frequency vs Junction Temperature

6.6 Typical Characteristics (continued)




Figure 6-19. Switching Frequency vs Junction Temperature




Figure 6-20. $R_{DS(on)(HS)}$ vs Junction Temperature




Figure 6-21. $R_{DS(on)(LS)}$ vs Junction Temperature




Figure 6-22. Low-Side Valley Current Limit Accuracy vs Junction Temperature




Figure 6-23. Output Voltage Telemetry Accuracy vs Junction Temperature





Figure 6-24. Output Current Telemetry Accuracy vs Junction Temperature

7 Detailed Description

7.1 Overview

The TPS544A28 device is a high-efficiency, single-channel, small-sized synchronous buck converter. The device is designed for low output voltage point-of-load applications with 12A or lower output current in server, storage, and similar computing applications. The TPS544A28 features proprietary D-CAP4 mode control combined with adaptive on-time architecture. This combination builds modern low-duty-ratio and ultra-fast load-step-response DC/DC converters in an excellent fashion. The output voltage set by the feedback voltage divider ranges from 0.4V to 5.5V. The conversion input voltage ranges from 2.7V to 16V, and the VCC input voltage ranges from 3.1V to 4.5V. The D-CAP4 modulator uses emulated current information to control the modulation. The D-CAP4 modulator reduces loop gain variation with different output voltages providing better transient response in higher output voltage applications. An advantage of this control scheme is that this control scheme does not require a phase-compensation network outside which makes the device easy-to-use and also allows low external component count. Another advantage of this control scheme is that this control scheme supports stable operation with all low ESR output capacitors (such as ceramic capacitors and low ESR polymer capacitors). Lastly, adaptive on-time control tracks the preset switching frequency over a wide range of input and output voltages while increasing switching frequency as needed during load-step transients.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 D-CAP4 Control

The device uses D-CAP4 control architecture to achieve fast load transient response while maintaining ease-of-use. This control system incorporates an internal ripple generation network that emulates inductor current ripple and integrates with the voltage feedback signal, enabling both rapid response and precise output voltage regulation. D-CAP4 allows the use of very low-ESR output capacitors, including multi-layered ceramic capacitors (MLCC) and low-ESR polymer capacitors, without requiring external current sensing, ripple injection, or voltage compensation networks.

Unlike earlier D-CAP2 and D-CAP3 architectures, D-CAP4 employs a fixed ramp amplitude each switching cycle and a forward gain path to improve transient response and reduce pulse frequency jitter, while an error amplifier provides high DC set-point accuracy. A key advantage of D-CAP4 is the ability to minimize loop gain variation across the entire output voltage range, enabling consistent fast load transient response with a single ramp setting. The R-C time-constant of the internal ramp circuit sets the zero frequency of the ramp, similar to other R-C based internal ramp generation architectures. This reduced variation in loop gain eliminates the need for a feedforward capacitor to optimize transient response. Additionally, the fixed ramp amplitude architecture eliminates loop gain variation across input voltage.

The device offers four user-selectable compensation settings through (D4h) COMP. When internal reference DAC target voltages are $\geq 750\text{mV}$, the device automatically increases the ramp amplitudes to compensate for higher effective loop gain and maintain stable setpoints for a wider range of reference voltages. SEL_SUMCOMP in (D4h) COMP shows the state of this compensation adjustment. Users can force SEL_SUMCOMP high or low by writing to the override bits in (D4h) COMP. For internal feedback, estimate $V_{\text{REF_DAC}}$ by multiplying the output voltage by (29h) VOUT_SCALE_LOOP (for example, $V_{\text{OUT}} = 1.6\text{V}$ and $V_{\text{OUT_SCALE_LOOP}} = 0.5$ gives $V_{\text{REF_DAC}}$ of 800mV). When using external feedback, $V_{\text{REF_DAC}}$ equals the voltage on the VOS/FB pin. Note that the $V_{\text{REF_DAC}}$ target only updates when the output is disabled, so crossing the 750mV threshold with (21h) VOUT_COMMAND while the device is regulating does not change the state of SEL_SUMCOMP. Table 7-1 details the available loop compensation settings accessible through the digital interface.

Table 7-1. COMP Enumeration List

Ramp	SEL_RAMP (b)	Relative Effective Ramp Amplitude	
		SEL_SUMCOMP = 0b	SEL_SUMCOMP = 1b
RAMP1	00	2.1×	3.3×
RAMP2	01	1.6×	2.4×
RAMP3	10	1.4×	2.0×
RAMP4	11	1×	1.5×

RAMP2 and RAMP3 result in similar loop bandwidth as the ramp amplitudes are similar. The primary difference between these two settings is the ramp zero frequency. The lower ramp zero location for RAMP3 increases phase margin. However, RAMP2 provides faster transient response than RAMP3 because RAMP2 gives higher gain across the entire frequency range due to higher ramp zero location with comparable ramp amplitudes. For most applications, RAMP3 must be used instead of RAMP2. RAMP3 can be used to provide phase boost in applications using an L-C whose double pole frequency allows using RAMP4 but where minimizing jitter is more important than faster transient response. TI recommends using the calculator in the technical documentation section of the [TPS544A28 Product Page](#) when evaluating compensation settings and output L-C selection.

For any control topologies supporting no external compensation, there is a minimum range, maximum range, or both, for the output filter the control topologies can support. The output filter used for a typical buck converter is a low-pass L-C circuit. This L-C filter has double pole that Equation 1 shows.

$$f_P = \frac{1}{2\pi \times \sqrt{L_{\text{OUT}} \times C_{\text{OUT}}}} \quad (1)$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency L-C double pole has a 180-degree drop in phase. At the output filter frequency, the gain rolls off at a –40dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from –40dB to –20dB per decade and increases the phase by 90 degrees per decade above the zero frequency.

The inductor and capacitor selected for the output filter must be such that the f_p double pole of Equation 1 is located no higher than the value calculated by using the scaling constants in Table 7-2. Increasing V_{REF} scales down the $f_{p(MAX)}$ because the internal DCAP-4 ramp amplitude remains constant. As the reference voltage increases, the relative ramp amplitude decreases, also decreasing the $f_{p(MAX)}$.

$$f_{p(MAX)} = \frac{10^3 \times K_{f_LC}}{\sqrt{V_{REF_DAC}}} \quad (2)$$

Table 7-2. Calculation Constant for Maximum L-C Double Pole

f_{sw} (kHz)	MAXIMUM L-C DOUBLE POLE CONSTANT K_{f_LC}							
	SEL_SUMCOMP = 0b0				SEL_SUMCOMP = 0b1			
	RAMP1	RAMP2	RAMP3	RAMP4	RAMP1	RAMP2	RAMP3	RAMP4
500	7.3	6.4	6.0	5.1	8.7	7.6	7.1	6.1
600	8.8	7.7	7.2	6.1	10.4	9.1	8.5	7.3
800	11.7	10.2	9.6	8.2	13.9	12.2	11.4	9.8
1000	14.6	12.8	12.0	10.2	17.4	15.2	14.2	12.2
1200	17.5	15.4	14.4	12.2	20.9	18.2	17.0	14.6
1400	20.4	17.9	16.8	14.3	24.4	21.3	19.9	17.1

An L-C double pole frequency that violates these guidelines for each setting can be possible, but must be validated in the application with measurements.

Note

For applications using dynamic voltage scaling through (21h) [VOUT_COMMAND](#), TI recommends confirming the output L-C double pole frequency satisfies Equation 1 for all target voltages.

After identifying the application requirements, the output inductance is typically designed so the inductor peak-to-peak ripple current is approximately between 15% and 40% of the maximum output current in the application. Choosing very small output capacitance leads to a high frequency L-C double pole which causes the overall loop gain to stay high until the L-C double pole frequency. Given the zero from the internal ripple generation network is a relatively high frequency as well, the loop with very small output capacitance can have too high of a crossover frequency which can cause instability. In general, where reasonable (or smaller) output capacitance is desired, output ripple requirement and load transient requirement can be used to determine the necessary output capacitance for stable operation.

If MLCCs are used, consider the derating characteristics to determine the final output capacitance for the design. For example, when using an MLCC with specifications of 10μF, X5R and 6.3V, the derating by DC bias and AC bias are 80% and 50%, respectively. The effective derating is the product of these two factors, which in this case is 40% and 4μF. Consult with capacitor manufacturers for specific characteristics of the capacitors to be used in the application.

As a simplified rule, if an output capacitor with an ESR zero that is less than 10 × the L-C double pole frequency, TI recommends to ignore when calculating the L-C double pole frequency for stability purposes. The L-C double pole frequency must be recalculated using only the low ESR MLCCs. For more accurate analysis when using mixed type output capacitors, TI recommends simulations or measurements.

For the maximum output capacitance recommendation, select the inductor and capacitor values so that the L-C double pole frequency is no less than 1/100th of the switching frequency. With this starting point, verify the small signal response on the board and confirm that the phase margin at the loop crossover is greater than 45

degrees. The actual maximum output capacitance can go higher as long as phase margin is greater than 45 degrees. However, a small signal measurement (Bode plot) must be done to confirm the design.

For large output filters with an L-C double pole near 1/100th of the operating frequency, additional phase boost can be required. A feedforward capacitor placed in parallel with R_{FB_HS} can boost the phase when using external feedback. When using internal feedback, the user can adjust the internal loop response with SEL_LC_H in SYS_CFG_USER1. In practice, this can help boost phase margin for large output filters. See also the [Optimizing Transient Response of Internally Compensated dc-dc Converters With Feedforward Capacitor](#) application note.

Besides boosting the phase, a feedforward capacitor feeds more V_{OUT} node information into the FB node through AC coupling. This feedforward during load transient event enables faster response of the control loop to a V_{OUT} deviation. However, this feedforward during steady state operation also feeds more V_{OUT} ripple and noise into FB. High ripple and noise on FB usually leads to more jitter, or even double-pulse behavior. To determine the final feedforward capacitor value impacts to phase margin, consider load transient performance, ripple, and noise on FB. TI recommends using frequency analysis equipment to measure the crossover frequency and the phase margin.




Figure 7-1. Simulated Gain vs Ramp Setting with $V_{OUT} = 0.5V$ and SEL_SUMCOMP = 0




Figure 7-2. Simulated Phase vs Ramp Setting with $V_{OUT} = 0.5V$ and SEL_SUMCOMP = 0




Figure 7-3. Simulated Gain vs V_{REF} with RAMP3 and SEL_SUMCOMP = 1




Figure 7-4. Simulated Phase vs V_{REF} with RAMP3 and SEL_SUMCOMP = 1

7.3.2 Internal VCC LDO and Using External Bias On the VCC Pin

The TPS544A28 has an internal 3.0V LDO featuring input from VIN and output to VCC. When the VIN voltage rises above the UVLO threshold ($V_{IN_{UVLO(R)}}$), the internal LDO is enabled and starts regulating output voltage on the VCC pin. The VCC voltage provides the bias voltage for the internal analog and digital circuitry and also provides the supply voltage for the gate drivers. Bypass the VCC pin with a 1μF, at least 6.3V rating ceramic capacitor to PGND, and keep the VCC-PGND current return loop path to the device as small as possible. TI does not recommend bypassing VCC to AGND. See [Section 9.4](#) for a recommended layout example for the VCC bypass capacitor.

An external bias that is above the output voltage of the internal LDO can override the internal LDO. This override enhances the efficiency of the converter because the VCC current now runs off this external bias instead of the internal linear regulator. An external bias between 3.1V and 4.5V can be used to provide additional efficiency enhancement by reducing the $R_{DS(on)}$ of the integrated power MOSFETs.

The VCC UVLO circuit monitors the VCC pin voltage and disables the whole converter when VCC falls below the VCC UVLO falling threshold. Maintaining a stable and clean VCC voltage is required for a smooth operation of the device.

Considerations when using an external bias on the VCC pin are as follows:

- When the external bias is applied on the VCC pin early enough (for example, before EN signal comes in), the internal LDO pass device is always off and the internal analog circuits have a stable power supply rail at the power enable.
- TI does not recommend this consideration. When the external bias is applied on the VCC pin late (for example, after EN signal comes in), any power-up and power-down sequencing can be applied as long as there is no excess current pulled out of the VCC pin. With this sequence, be cautious of external discharge paths on the VCC pin which can pull a current higher than the current limit of the internal VCC LDO. A load exceeding the current limit of the internal VCC LDO can potentially pull the VCC voltage low and turn off the VCC LDO through the UVLO, thereby shutting down the converter output.
- A good power-up sequence is when at least one of VIN UVLO rising threshold or EN rising threshold is satisfied later than VCC UVLO rising threshold. For example, a practical power-up sequence is: VIN applied first, then the external bias applied, and then EN signal goes high.

7.3.2.1 Powering the Device From a Single Bus

The device works well when powered by a single V_{IN} configuration. In a single V_{IN} configuration, the internal LDO is typically powered by a 5V or 12V bus and generates a 3V output to bias the internal analog circuitry and power MOSFET gate drivers. The V_{IN} input range under this configuration is 4V to 16V for up to 12A load current. [Figure 7-5](#) shows an example for this single V_{IN} configuration.

V_{IN} and EN are the two signals to enable the device. For start-up sequence, any sequence between the V_{IN} and EN signals can power the device up correctly.




Figure 7-5. Single V_{IN} Configuration for a 12V Bus

7.3.2.2 Powering the Device From a Split-Rail Configuration

When an external bias, which is at a different level from main V_{IN} bus, is applied onto the V_{CC} pin the device can be configured to split-rail by using both the main V_{IN} bus and V_{CC} bias. Connecting a valid V_{CC} bias to V_{CC} pin overrides the internal LDO, thus saves power loss on the internal LDO. This configuration helps to improve overall system level efficiency but requires a valid V_{CC} bias. A 3.3V rail is the common choice as V_{CC} bias. With a stable V_{CC} bias, the recommended V_{IN} input range under this configuration is extended, from 2.7V to 16V. Additionally, because the internal digital circuitry is powered by V_{CC} , the user is able to communicate with a device with a V_{CC} bias but no V_{IN} bias.

The noise of the external bias affects the internal analog circuitry. To make sure of a proper operation, a clean, low-noise external bias and good local decoupling capacitor from V_{CC} pin to PGND pin are required. [Figure 7-6](#) shows an example for this split rail configuration.

The V_{CC} external bias current during nominal operation varies with the bias voltage level and also the operating frequency. For example, by setting the device to skip-mode, the V_{CC} pin draws less current from the external bias when the frequency decreases under a light load condition. The typical V_{CC} external bias current under FCCM operation is listed in The external bias must be capable of supplying this current or the external bias voltage can drop and the internal LDO can no longer be overridden.

Under split rail configuration, V_{IN} , V_{CC} bias, and EN are the signals to enable the part. For start-up sequence, TI recommends that at least one of V_{IN} UVLO rising threshold or EN rising threshold is satisfied later than VCC . A practical start-up sequence example is:

1. V_{IN} applied
2. External V_{CC} bias applied
3. EN signal goes high

Similarly, for power-down sequence, TI recommends that at least one of the V_{IN} UVLO falling threshold or the EN falling threshold is satisfied before the external V_{CC} bias supply turns off. If the external V_{CC} bias supply turns off first, the internal LDO of the device prevents the V_{CC} voltage from dropping below 3.0V and be loaded by other circuits powered by the external V_{CC} bias supply.




Figure 7-6. Split-Rail Configuration With External V_{CC} Bias

7.3.3 Multifunction Select (MS1) Pin

The device allows users to select the switching frequency, current limit, and soft start time by connecting a resistor from the MS1 pin to AGND pin. [Table 7-3](#) lists the resistor values for the switching frequency, operation mode, and soft start selections. A $\pm 1\%$ tolerance resistor with a typical temperature coefficient of $\pm 100\text{ppm}/^\circ\text{C}$ is required for accurate detection across the device operating range.

The MS1 state is set and latched during the internal power-on delay period. Changing the MS1 pin resistance after the power-on delay does not change the status of the device.

To make sure the internal circuit detects the resistor value correctly, *do not* place any capacitor on the MS1 pin.

Table 7-3. MS1 Pin Selection

MS1 PIN RESISTANCE TO AGND (k Ω)	SWITCHING FREQUENCY (f _{sw}) (kHz) ⁽¹⁾	VALLEY CURRENT LIMIT (A)	SS TIME (ms)
0 / GND	600 ⁽²⁾	13 ⁽²⁾	1 ⁽²⁾
0.82	1200	13	1
1.2	600	13	4
1.8	800	13	4
2.2	1200	13	4
2.7	600	10	1
3.3	800	10	1
3.9	1200	10	1
4.7	600	10	4
5.6	800	10	4
6.8	1200	10	4
8.2	600	7	1
10	800	7	1
12	1200	7	1
15	600	7	4
18	800	7	4
22	1200	7	4
27	600	4	1
39	800	4	1
47	1200	4	1
56	600	4	4
68	800	4	4
82	1200	4	4
≥ 118 (FLOAT/VCC)	800	13	1

(1) Switching frequency is based on 3.3V output voltage. Frequency varies with output voltage.

(2) Default value from factory. If NVM is programmed to a different value, the device uses the value that is programmed in the NVM.

7.3.4 Multifunction Select (MS2) Pin

The device allows users to select the output voltage by connecting a resistor from the MS2 pin to AGND pin. [Table 7-4](#) lists the resistor values for output voltage selection. A $\pm 1\%$ tolerance resistor with a typical temperature coefficient of $\pm 100\text{ppm}/^\circ\text{C}$ is required for accurate detection across the device operating range.

In addition to expanded output voltage programmability through PMBus, the output voltage can also be set with an external feedback resistor divider using any of the 0.4V to 0.8V VOS/FB pin regulation settings.

The MS2 state is set and latched during the internal power-on delay period. Changing the MS2 pin resistance after the power-on delay does not change the status of the device.

To make sure the internal circuit detects the resistor value correctly, *do not* place any capacitor on the MS2 pin.

Table 7-4. MS2 Pin Selection

MS2 PIN RESISTANCE TO AGND (kΩ)	VOS/FB PIN REGULATION (V)	SUPPORTS EXTERNAL FEEDBACK
0 / GND	1.0 ⁽¹⁾	No
0.82	0.4	Yes
1.2	0.45	Yes
1.8	0.5	Yes
2.2	0.55	Yes
2.7	0.6	Yes
3.3	0.65	Yes
3.9	0.7	Yes
4.7	0.75	Yes
5.6	0.8	Yes
6.8	0.85	No
8.2	0.9	No
10	0.95	No
12	1.05	No
15	1.10	No
18	1.15	No
22	1.20	No
27	1.25	No
39	1.3	No
47	1.5	No
56	1.8	No
68	2.5	No
82	5.0	No
≥118 (FLOAT/VCC)	3.3	No

(1) Default value from factory. If NVM is programmed to a different value, the device uses the value that is programmed in the NVM.

7.3.5 PMBus® Address (ADR) Pin

The device allows users to select the PMBus® device address and Fault Recovery Mode by connecting a resistor from the ADR pin to AGND pin. Table 7-4 lists the resistor values for address and fault recovery mode selection. A ±1% tolerance resistor with a typical temperature coefficient of ±100ppm/°C is required for accurate detection across the device operating range.

The ADR state is set and latched during the internal power-on delay period. Changing the ADR pin resistance after the power-on delay does not change the status of the device.

To make sure the internal circuit detects the resistor value correctly, *do not* place any capacitor on the ADR pin.

Table 7-5. ADR Pin Selection

ADR PIN RESISTANCE TO AGND (kΩ)	PMBus® ADDRESS	FAULT RECOVERY MODE
0	0x31h	Hiccup
0.82	0x32h	Hiccup
1.2	0x33h	Hiccup
1.8	0x34h	Hiccup
2.2	0x35h	Hiccup
2.7	0x36h	Hiccup
3.3	0x39h	Hiccup
3.9	0x3Ah	Hiccup
4.7	0x3Bh	Hiccup
5.6	0x3Ch	Hiccup
6.8	0x3Dh	Hiccup
8.2	0x3Eh	Hiccup
10	0x31h	Latch Off
12	0x32h	Latch Off
15	0x33h	Latch Off
18	0x34h	Latch Off
22	0x35h	Latch Off
27	0x36h	Latch Off
39	0x39h	Latch Off
47	0x3Ah	Latch Off
56	0x3Bh	Latch Off
68	0x3Ch	Latch Off
82	0x3Dh	Latch Off
≥118 (FLOAT/VCC)	0x3Eh	Latch Off

7.3.6 Output Voltage Setting

The TPS544A28 supports output voltage setting with both internal feedback divider and external feedback divider. Regardless of internal or external feedback, the device must first regulate to one of a predefined list of boot voltages outlined in [Table 7-6](#) before transitioning to other voltages is possible.

The following sections outline boot voltage selection and implications, voltage setting through internal feedback, and voltage setting through external feedback.

7.3.6.1 Setting VBOOT and VOUT_SCALE_LOOP

The TPS544A28 supports 32 unique start-up voltage settings through [\(D5h\) VBOOT](#). Of these, 24 are available through pinstrap by default, and all can be programmed into NVM. These settings determine both the start-up voltage the device begins regulating to during soft-start and the [\(29h\) VOUT_SCALE_LOOP](#) the device uses for the current power-on cycle. The [\(29h\) VOUT_SCALE_LOOP](#) value is latched during pinstrap detection at startup and cannot be changed until the next power-on cycle.

To provide the user greater flexibility, [\(D1h\) SYS_CFG_USER1](#) contains an NRSA_L bit that adjusts the [\(29h\) VOUT_SCALE_LOOP](#) used for some boot voltages. This changes the range of possible voltages the user can access through [\(21h\) VOUT_COMMAND](#) in a power-on cycle, allowing them to slew to lower voltages than possible by default. After setting NRSA_L high, the user must store to NVM via [STORE_USER_ALL](#) and power cycle for the change to take effect.

Note

Changing (29h) [VOUT_SCALE_LOOP](#) for a given V_{OUT} with NRSA_L also changes the internal V_{REF_DAC} setpoint and can impact the compensation settings as outlined in [Section 7.3.1](#).

The (D5h) [VBOOT](#) and (29h) [VOUT_SCALE_LOOP](#) settings are specified in [Table 7-6](#):

Table 7-6. VBOOT Enumeration List

VBOOT [4:0] (dec)	VOUT_SCALE_LOOP (V/V)		V_{OUT} (V)
	NRSA_L = 0b	NRSA_L = 1b	
0	1	1	0.4
1	1	1	0.45
2	1	1	0.5
3	1	1	0.55
4	1	1	0.6
5	1	1	0.65
6	1	1	0.7
7	1	1	0.75
8	1	1	0.8
9	0.5	1	0.85
10	0.5	1	0.9
11	0.5	0.5	0.95
12	0.5	0.5	1.0
13	0.5	0.5	1.05
14	0.5	0.5	1.1
15	0.5	0.5	1.15
16	0.5	0.5	1.2
17	0.5	0.5	1.25
18	0.5	0.5	1.3
19	0.5	0.5	1.5
20	0.5	0.5	1.6
21	0.25	0.5	1.7
22	0.25	0.5	1.8
23	0.25	0.25	2
24	0.25	0.25	2.25
25	0.25	0.25	2.5
26	0.25	0.25	2.75
27	0.25	0.25	3.0
28	0.125	0.25	3.3
29	0.125	0.25	3.6
30	0.125	0.125	4.5
31	0.125	0.125	5.0

7.3.6.2 Setting Output Voltage (Internal Feedback)

When using internal feedback without margining, the output is determined by two settings: (21h) **VOUT_COMMAND** and (29h) **VOUT_SCALE_LOOP**. (21h) **VOUT_COMMAND** is used to adjust the internal reference DAC input to the error amplifier and can be in the range of 0.25 to 0.9V. (29h) **VOUT_SCALE_LOOP** specifies the internal resistor divider gain of 1, 0.5, 0.25, or 0.125. As defined in (20h) **VOUT_MODE**, the LSB of (21h) **VOUT_COMMAND** is 0.976mV.

The range of recommended (21h) **VOUT_COMMAND** values is dependent upon the configured (29h) **VOUT_SCALE_LOOP**. The design does not limit the (21h) **VOUT_COMMAND** value to be within this recommended range. The maximum possible VOUT is 5.505V. The recommended output voltage range for each (29h) **VOUT_SCALE_LOOP** setting is defined in Table 7-7.

When PMBus or pin-strapping is used to set the regulated voltage, the commanded output voltage in volts is determined by a combination of (21h) **VOUT_COMMAND**, (25h) **VOUT_MARGIN_HIGH**, (26h) **VOUT_MARGIN_LOW**, (01h) **OPERATION** and (20h) **VOUT_MODE** as defined below in Equation 3.

$$V_{OUT} = VOUT_MODE \times (VOUT_COMMAND + ((VOUT_MARGIN_HIGH - 1) \times VOUT_COMMAND \times OPERATION[5]) - ((1 - VOUT_MARGIN_LOW) \times VOUT_COMMAND \times OPERATION[4])) \quad (3)$$

Table 7-7. Recommended Output Voltage Ranges

VOUT_SCALE_LOOP (V/V)	RECOMMENDED V _{OUT} RANGE (V)	RECOMMENDED VOUT_COMMAND RANGE (dec)
1	0.35 - 0.9	359 - 922
0.5	0.5 - 1.8	512 - 1844
0.25	1.4 - 3.6	1434 - 3687
0.125	2.8 - 5.505	2868 - 5637

7.3.6.3 Setting Output Voltage (External Feedback)

When using external feedback, a resistor divider consisting of R_{FB_T} and R_{FB_B} is used. Connect R_{FB_T} between the FB pin and the positive node of the load, and connect R_{FB_B} between the FB pin and GOS pin. The FB pin is regulated to the internal reference (V_{REF}). The recommended R_{FB_B} value is 10kΩ, ranging from 1kΩ to 20kΩ. Use Equation 4 to determine R_{FB_T}.

$$R_{FB_T} = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R_{FB_B} \quad (4)$$

When external feedback is used, only (D5h) **VBOOT** values with (29h) **VOUT_SCALE_LOOP** of 1 are supported (see Table 7-6). However, (21h) **VOUT_COMMAND** can still be used to dynamically change V_{REF} within the recommended range.

To improve the overall V_{OUT} accuracy, using ±1% accuracy or better resistors for the FB voltage divider is highly recommended. The FB voltage divider resistors must be kept near the device to minimize the trace length connected to the FB pin.

7.3.7 Switching Frequency

The TPS544A28 allows the user to select the switching frequency through pin-strapping on MS1 or (33h) **FREQUENCY_SWITCH** and FCCM/PFM operation mode through the FCCM bit in (D1h) **SYS_CFG_USER1**. The digitally programmable switching frequency options are outlined in Table 7-8.

Table 7-8. FREQUENCY_SWITCH Enumeration List

FREQUENCY_SWITCH [3:0]		SWITCHING FREQUENCY (kHz)
≥	≤	
0d	4d	500
5d	5d	600
6d	6d	800

Table 7-8. FREQUENCY_SWITCH Enumeration List (continued)

FREQUENCY_SWITCH [3:0]		SWITCHING FREQUENCY (kHz)
$\geq$	$\leq$	
7d	8d	1000
9d	9d	1200
10d	15d	1400

7.3.8 Dynamic Voltage Slew Rate

The TPS544A28 includes (27h) [VOUT_TRANSITION_RATE](#) to set the slew rate when changing the output voltage levels. The selectable options are outlined in [Table 7-9](#).

Table 7-9. VOUT_TRANSITION_RATE Enumeration List

VOUT_TRANSITION_RATE [6:0]		SLEW RATE (mV/ μ s)
$\geq$	$\leq$	
0d	19d	1.625
20d	38d	3.25
39d	77d	6.5
78d	127d	13

During the output voltage transition, due to the quick charge or discharge of output capacitors, the power stage sees extra inrush current. This inrush current plus load current can trigger overcurrent protection when there is no sufficient room from OCL or NOC setting. For example, the positive inductor current during VOUT step-up transition goes higher than nominal operation. If the LS valley OCL threshold is set relatively low and does not allow the extra inrush current, the inductor current is potentially limited by the cycle-by-cycle overcurrent limit feature, thus the actual step-up slew rate is lower than the desired value. Similar situations can happen to VOUT step-down transitions with no load condition. The negative inductor current during VOUT step-down transition goes more negative than nominal operation. However, the inductor current is not allowed to go more negative than the negative OC threshold. Thus, triggering NOC operation during VOUT step-down transition results that the actual step-down slew rate is lower than the desired value.

7.3.9 Enable

When the EN pin voltage rises above the enable threshold voltage ($V_{EN(R)}$) and VIN rises above the VIN UVLO rising threshold, the device enters the internal power-up sequence.

The EN pin has an internal filter to avoid unexpected ON or OFF due to small glitches. The time constant of this RC filter is 2 μ s. For example, when applying 3.3V voltage source on the EN pin that jumps from 0V to 3.3V with an ideal rising edge, the internal EN signal reaches 2.1V after 2 μ s, which is 63.2% of applied 3.3V voltage level.

An internal pulldown resistor is implemented between the EN pin and AGND pin. With this pulldown resistor, floating the EN pin before start-up keeps the device in the disabled state. A resistor divider to the EN pin can be used to increase the input voltage the device begins the start-up sequence. The internal pulldown resistor must be accounted for when using an external resistor divider. To reduce impact to the EN rising and falling threshold, this internal pulldown resistor is 1M Ω . During nominal operation when the power stage switches, this large internal pulldown resistor can not have enough noise immunity to hold EN pin low for the device to enter the disabled state.

If an external resistor divider is connected to the EN pin, an additional 5 μ A current source is activated when the EN voltage exceeds the rising threshold to provide a programmable hysteresis based on the enable falling threshold voltage ($V_{EN(F)}$) and external resistors.

The recommended operating condition for the EN pin is a maximum of 5.5V. *Do not* connect the EN pin to the VIN pin directly if VIN can exceed 5.5V.

7.3.10 Soft Start and Soft Stop

The device implements a selectable (0.5ms, 1ms, 2ms, or 4ms) soft-start time which can be configured via pinstrap or the digital interface. The soft-start time can be set digitally through (61h) [TON_RISE](#) as outlined in [Table 7-10](#). The device also implements a soft-stop time mirroring the soft-start time that can be enabled/disabled in (01h) [OPERATION](#). If soft-stop is not enabled, then the device responds as defined in [Section 7.3.17](#) on disable.

Table 7-10. TON_RISE Enumeration List

TON_RISE [3:0]		SOFT-START TIME (ms)
$\geq$	$\leq$	
0d	1d	0.5
2d	3d	1
4d	7d	2
8d	15d	4

The device includes optional (60h) [TON_DELAY](#) between enable and start of switching and (64h) [TOFF_DELAY](#) between disable and start of voltage ramp down. The timing is outlined in [Soft-Start and Soft-Stop Timing](#).




Figure 7-7. Soft-Start and Soft-Stop Timing

Note

In practice, the V_{OUT} fall time is not exactly equal to (65h) [TOFF_FALL](#) because the device stops switching after the output voltage is discharged to $V_{OUT} = 50\text{mV}$ in internal feedback or $V_{FB} = 50\text{mV}$ in external feedback.

7.3.11 Power Good

The device has a power-good (PG or PGOOD) output that goes high to indicate when the converter output is in regulation. The power-good output is an open-drain output and must be pulled up to the VCC pin or an external voltage source (< 5.5V) through a pullup resistor (typically 30.1k Ω) to go high. The recommended power-good pullup resistor value is 1k Ω to 100k Ω .

Note

For systems using an external voltage source to pull up the PG pin, TI recommends that this same external voltage source also be used to bias the VCC pin.

After the soft-start ramp finishes, the power-good signal becomes high after a internal delay t_{PG_DLY} . An internal soft-start done signal goes high when the SS voltage reaches $V_{SS(DONE)}$ to indicate the soft-start ramp has finished. If the FB voltage drops to 85% of the V_{REF} voltage or exceeds 110% of the V_{REF} voltage, the power-good signal latches low after a 4 μ s internal delay. The power-good signal can only be pulled high again after re-toggling EN or a reset of VIN.

If an OV event causes the FB voltage to exceed the OV threshold during soft start, but the FB voltage drops below the OV threshold before soft-start is completed, the power-good signal does not latch low until FB exceeds the OV threshold or drops below UV threshold. The OV or UV event must occur after the soft-start ramp finishes for the power-good signal to latch low. FB exceeding the OV threshold during soft start does, however, trigger the OV fault, and the devices response to OV (described in [Overvoltage and Undervoltage Protection](#)) typically pulls the output voltage below the UV threshold.

If the input supply fails to power up the device (for example, VIN and VCC both stay at zero volts) and this pin is pulled up through an external resistor, the power-good pin clamps low to the low-level specified in the POWER GOOD section in the [Electrical Characteristics](#)




Figure 7-8. EN, SS, & PG Timing Diagram

7.3.12 Overvoltage and Undervoltage Protection

The device monitors a resistor-divided feedback voltage to detect overvoltage and undervoltage events. The OVP function enables when the output is enabled. The UVP function enables after the soft-start period is complete.

After soft-start is complete, if the FB voltage becomes lower than 85% of the V_{REF} voltage, the UVP comparator trips and an internal UVP delay counter begins counting. After the 70 μ s UVP delay time, depending on the selected fault recovery mode in [\(45h\) VOUT_UV_FAULT_RESPONSE](#), the device either hiccups and re-starts after a sleep time of 56ms or latches off both high-side and low-side MOSFETs. The latch-off fault can be cleared with a reset of VIN or by toggling the EN pin. When a UVP fault occurs, the VF bit in [\(79h\) STATUS_WORD](#) is set and can be cleared with [\(03h\) CLEAR_FAULTS](#).

When the output is enabled, the FB voltage must rise above the 90% PG low-to-high threshold to clear the UVP comparator. If the FB voltage does not exceed the 90% threshold by the end of the soft-start period, the device responds to the undervoltage event.

During the UVP delay time, if the FB voltage becomes higher than the 90% PG low-to-high threshold, the undervoltage event is cleared and the timer is reset to zero. When the output voltage falls below the 85% UVP threshold again, the 70- μ s timer re-starts.

When the FB voltage becomes higher than 110% of the V_{REF} voltage, the OVP comparator trips and the circuit latches the fault condition and drives the PG pin low. The high-side MOSFET turns off and the low-side MOSFET turns on until reaching a negative current limit I_{NOCL} . Upon reaching the negative current

limit, the low-side MOSFET is turned off, and the high-side MOSFET is turned on again, for a proper on-time (determined by $V_O/V_{IN}/f_{SW}$). The device operates in this mode until the output voltage is pulled down under the UVP threshold. The device then responds to the undervoltage event as defined in (41h) [VOUT_OV_FAULT_RESPONSE](#). When an OVP fault occurs, both the OVF bit in (78h) [STATUS_BYTE](#) and the VF bit in (79h) [STATUS_WORD](#) are set and can be cleared with (03h) [CLEAR_FAULTS](#).

If there is an overvoltage condition prior to the output being enabled (such as a high prebiased output), the device responds to the overvoltage event as described above at the beginning of the soft-start period. The device waits until the completion of the soft-start period for UVP to be enabled, and depending on the selected fault recovery mode, the device either hiccups and re-starts after a sleep time of 56ms or latches off.

When the fault response is set through pinstrap, the fault response is identical for both OVP and UVP. However, if different responses are desired, the responses can be set independently through (41h) [VOUT_OV_FAULT_RESPONSE](#) and (45h) [VOUT_UV_FAULT_RESPONSE](#).

As an additional layer of protection, the device implements a fixed OVP that, unlike the percentage-based OVP, is active even before soft-start is complete. The fixed OVP thresholds are determined by (29h) [VOUT_SCALE_LOOP](#) and can be enabled/disabled in (D1h) [SYS_CFG_USER1](#). The fixed OVP thresholds are defined in [Table 7-11](#).

Table 7-11. Fixed OVP Thresholds

VOUT_SCALE_LOOP (V/V)	FIXED OVP THRESHOLD (V)
1	1.1
0.5	2.2
0.25	4.4
0.125	6.6

7.3.13 Remote Sense

The device integrates a remote sense amplifier across the VOS/FB and GOS pins. The remote sense function compensates for voltage drop on the PCB traces helping to maintain V_{OUT} accuracy under steady state operation and load transient events.

For internal feedback, the VOS/FB and GOS pins must be connected directly to the point of remote sensing. For external feedback, the top of R_{FB_T} and GOS must be connected to the point of remote sensing. When external feedback is used, the voltage divider must be kept as close to the device as possible to minimize the trace length connected to the VOS/FB pin.

Regardless of internal or external feedback, connections from the sensing network to the remote location must be a pair of PCB traces with Kelvin sensing across a high-frequency local bypass capacitor of 0.1µF or higher. To maintain stable output voltage and minimize the ripple, the pair of remote sensing lines must stay away from any noise sources such as inductor and SW nodes, or high frequency clock lines. TI recommends to shield the pair of remote sensing lines with ground planes above and below.

Single-ended V_{OUT} sensing is often used for local sensing. For this configuration, connect either VOS (internal) or top of R_{FB_T} (external) to a high-frequency local bypass capacitor of 0.1µF or higher at point of local sense and short GOS to AGND.

The recommended GOS operating range (relative to the AGND pin) is –100mV to +100mV.




Figure 7-9. Output Voltage Setting through Internal Feedback and Remote Sense




Figure 7-10. Output Voltage Setting through External Feedback and Remote Sense

Some users prefer a blended sensing scheme where both local and remote sense information is fed back to the device. This topology has the added benefit of an extra layer of protection in the event the remote sense traces are damaged or disconnected. See [Figure 7-10](#) for an example of blended remote sense.




Figure 7-11. Blended Remote Sense

7.3.14 Low-side MOSFET Zero-Crossing

The device uses a zero-crossing (ZC) circuit to perform the zero inductor current detection during skip-mode operation. The ZC threshold is set to a small negative value before the low-side MOSFET is turned off, entering discontinuous conduction mode (DCM) operation. After entering DCM, the ZC threshold hysteresis increases the threshold to a small positive value after entering DCM. As a result, the device delivers better light-load efficiency.

When the load current increases enough such that the device exits DCM, the ZC circuit must detect 16 consecutive cycles of negative inductor current below the ZC threshold before returning to DCM. Only one cycle without ZC detection is required to exit DCM.

When the output is enabled, the ZC circuit is also enabled during the first 32 switching cycles while the device is in soft start. If the device is configured for FCCM, ZC is disabled and the device transitions to FCCM when soft start is complete. See [Soft Start](#) for a description on soft-start completion. If there are not at least 32 switching cycles before soft-start is done, such as during start-up with a high output prebias, the ZC is not disabled until the first high-side MOSFET on-time after soft-start done is complete.

7.3.15 Current Sense and Positive Overcurrent Protection

For a buck converter, during the on-time of the high-side MOSFET, the switch current increases at a linear rate determined by the input voltage, output voltage, on-time, and output inductor value. During the on-time of the low-side MOSFET, the current decreases linearly. The average value of the switch current equals the load current.

The output overcurrent limit (OCL) in the device is implemented using a cycle-by-cycle valley current detect control circuit. The inductor current is monitored during the on-time of the low-side MOSFET by measuring the low-side MOSFET drain-to-source current. If the measured drain-to-source current of the low-side MOSFET is above the current limit threshold, the low-side MOSFET stays ON until the current level becomes lower than the current limit threshold. This type of behavior reduces the average output current sourced by the device.

The OCL can be set through pinstrap as outlined in [Section 7.3.3](#) along with through the digital interface through (46h) `IOUT_OC_FAULT_LIMIT`. The digitally selectable OCL options are outlined in [Table 7-12](#).

Table 7-12. IOUT_OC_FAULT_LIMIT Enumeration List

IOUT_OC_FAULT_LIMIT [4:0]		OVERCURRENT LIMIT (A)
$\geq$	$\leq$	
0d	4d	4

Table 7-12. IOUT_OC_FAULT_LIMIT Enumeration List (continued)

IOUT_OC_FAULT_LIMIT [4:0]		OVERCURRENT LIMIT (A)
$\geq$	$\leq$	
5d	8d	7
9d	11d	10
12d	13d	13
14d	16d	13
17d	19d	13
20d	31d	13

During an overcurrent condition, the current to the load exceeds the current to the output capacitors. Thus, the output voltage tends to decrease. Eventually, when the output voltage falls below the undervoltage-protection threshold (85%), the UVP comparator detects the fall and shuts down the device after a wait time of 70 μ s. Depending on the fault recovery configuration, the device either hiccups or latches off, as described in [Overvoltage and Undervoltage Protection](#)

Note

If an OCL condition happens during start-up, the device still has cycle-by-cycle current limit based on low-side valley current, but the UVP comparator does not shut down the device until after soft start has completed.

When a positive overcurrent condition occurs, both the OCF bit in (78h) [STATUS_BYTE](#) and the CF bit in (79h) [STATUS_WORD](#) are set and can be cleared with (03h) [CLEAR_FAULTS](#).

7.3.16 Low-side MOSFET Negative Current Limit

The device has a fixed, cycle-by-cycle negative overcurrent limit ($I_{LS(NOC)}$). Similar with the positive overcurrent limit, the inductor current is monitored during the on-time of the low-side MOSFET. To prevent too large negative current flowing through the low-side MOSFET, when the device detects a -6A current (typical threshold) through the low-side MOSFET, the device turns off the low-side MOSFET and then turns on the high-side MOSFET for the on-time set by the one-shot timer (determined by $V_{IN}/V_{OUT}/f_{SW}$). After the high-side MOSFET on-time expires, the low-side MOSFET turns on again.

The device must not trigger the -6A negative current limit threshold during nominal operation, unless a small inductor value that is too small is chosen or the inductor becomes saturated. This negative current limit is used to discharge output capacitors after an output OVP event. See also [Overvoltage and Undervoltage](#).

When a negative overcurrent condition occurs, the CF bit in (79h) [STATUS_WORD](#) is set and can be cleared with (03h) [CLEAR_FAULTS](#).

7.3.17 Output Voltage Discharge

When the device is disabled through EN or the digital interface, the device enables the output voltage discharge mode. This mode forces both high-side and low-side MOSFETs to latch off, but turns on the internal discharge MOSFET connected from SW to PGND to discharge the output voltage. After the FB voltage drops below 50mV, the discharge MOSFET is turned off.

If the device is configured for soft-stop in (01h) [OPERATION](#), then the output voltage discharge mode is not used and the device instead responds as defined in [Section 7.3.10](#).

7.3.18 UVLO Protection

The device monitors the voltage on both the VIN and the VCC pins.

When the VIN pin voltage is lower than the $V_{IN_{UVLO}}$ falling threshold voltage but the VCC pin is biased with an external voltage, the device stops switching. After the VIN voltage increases beyond the $V_{IN_{UVLO}}$ rising threshold voltage, the device re-initiates the soft start and switches again. VIN UVLO is a non-latch protection.

7.3.19 Telemetry

The telemetry sub-system in the TPS544A28 supports the following measurements:

- Output voltage through (8Bh) [READ_VOUT](#)
- Output current through (8Ch) [READ_IOUT](#)
- Die temperature through (8Dh) [READ_TEMP](#)

The ADC output is a single conversion of each measurement without rolling window averaging for fast refresh of these key system parameters. All parameters are measured on demand at time of function call. (8Bh) [READ_VOUT](#) always reports the voltage as measured between the VOS/FB and GOS pins, regardless of internal vs external feedback. Therefore, when external feedback is used, this function reports the reference voltage not the true output voltage.

7.3.20 Thermal Shutdown

The device monitors internal junction temperature. If the temperature exceeds the threshold value (typically 165°C), the device stops switching. When the temperature falls approximately 15°C below the threshold value, the device turns back on with a re-initiated soft start. Thermal shutdown is a non-latch protection.

When an overtemperature fault condition occurs, the OTF bit in (78h) [STATUS_BYTE](#) is set and can be cleared with (03h) [CLEAR_FAULTS](#).

7.4 Device Functional Modes

7.4.1 Auto-Skip (PFM) Eco-mode Light Load Operation

If Skip (PFM)-mode is selected through the PMBus interface, the device automatically reduces the switching frequency at light-load conditions to maintain high efficiency. See the *Programming Registers* section on how to select the PFM mode.

As the output current decreases from heavy load condition, the inductor current also decreases until the valley of the inductor ripple current touches the zero-crossing threshold ([Low-side MOSFET Zero-Crossing](#)). The zero-crossing threshold sets the boundary between the continuous-conduction and discontinuous-conduction modes. The synchronous MOSFET turns off when this zero-crossing threshold is detected. As the load current decreases further, the converter runs into discontinuous-conduction mode (DCM). The on-time is maintained to a level approximately the same as during continuous-conduction mode operation so that discharging the output capacitor with a smaller load current to the level of the reference voltage requires more time. Use [Equation 5](#) to calculate the transition point to light-load operation $I_{OUT(LL)}$ (for example: the boundary between continuous- and discontinuous-conduction mode).

For low output ripple, TI recommends using only ceramic output capacitors for designs that operate in skip-mode.

$$I_{OUT(LL)} = \frac{1}{2} \times \frac{(V_{IN} - V_O) \times V_O}{V_{IN}} \times \frac{1}{L \times f_{SW}} \quad (5)$$

7.4.2 Forced Continuous-Conduction Mode

If FCCM mode is selected through the PMBus interface, the controller operates in continuous-conduction mode (CCM) during light-load conditions. See the *Programming Registers* section on how to select the FCCM mode.

During FCCM, the switching frequency is maintained to an almost constant level over the entire load range, which is designed for applications requiring tight control of the switching frequency and output ripple at the cost of reduced light-load efficiency. Use [Equation 5](#) to calculate the typical light-load operation boundary. Below this calculated load current, the device operates in FCCM.

8 Programming Registers

The Supported PMBus Registers and Default Values Table lists the implemented registers and also the default for the bit behavior and register values.

Table 8-1. Supported PMBus® Register and Default Values

REGISTER ADDRESS	REGISTER NAME	R/W	NVM	DEFAULT VALUE (HEX)	DEFAULT BEHAVIOR
01h	OPERATION	R/W	NO	00h	No voltage margining.
02h	ON_OFF_CONFIG	R/W	YES	16h	Turn ON/OFF by EN pin only. When turning off use TOFF_DELAY and TOFF_FALL.
03h	CLEAR_FAULTS	W	NO	N/A	Clear all faults.
10h	WRITE_PROTECT	R/W	YES	00h	All commands are writable.
15h	STORE_USER_ALL	W	NO	N/A	Stores all current storable register settings into NVM.
16h	RESTORE_USER_ALL	W	NO	N/A	Restores all storable register settings from NVM.
19h	CAPABILITY	R	NO	C0h	Defines the capability of the device.
20h	VOUT_MODE	R	NO	96h	Read only. See command description.
21h	VOUT_COMMAND	R/W	NO	VBOOT	Sets output voltage. Overridden by pinstrap on MS2.
25h	VOUT_MARGIN_HIGH	R/W	NO	210h	Sets the margin high percentage when enabled in OPERATION
26h	VOUT_MARGIN_LOW	R/W	NO	1F0h	Sets the margin low percentage when enabled in OPERATION
27h	VOUT_TRANSITION_RATE	R/W	NO	E81Ah	Sets the rate the output voltage changes in mV/μs. 3.25mV/μs by default.
29h	VOUT_SCALE_LOOP	R	NO	VBOOT	Sets internal resistor divider ratio. Overridden by pinstrap on MS2.
33h	FREQUENCY_SWITCH	R/W	YES	3805h	Sets the switching frequency. 600kHz by default. Overridden by pinstrap on MS1
41h	VOUT_OV_FAULT_RESPONSE	R/W	YES	BFh	Sets the Vout OV fault response. Hiccup by default. Overridden by pinstrap on ADR.
45h	VOUT_UV_FAULT_RESPONSE	R/W	YES	7Ah	Sets the Vout UV fault response. Hiccup by default. Overridden by pinstrap on ADR.
46h	IOUT_OC_FAULT_LIMIT	R/W	YES	001Fh	Sets the Overcurrent Limit. 13A by default. Overridden by pinstrap on MS1.
60h	TON_DELAY	R/W	YES	0000h	50μs turn-on delay.
61h	TON_RISE	R/W	YES	F800h	1ms between start of switching and entry into regulation band. Overridden by pinstrap on MS1.
64h	TOFF_DELAY	R/W	YES	0000h	No turn-off delay.
65h	TOFF_FALL	R	NO	TON_RISE	Value mirrored between TON_RISE and TOFF_FALL
78h	STATUS_BYTE	R	NO	41h	Current status
79h	STATUS_WORD	R	NO	0841h	Current status
7Eh	STATUS_CML	R	NO	0h	Current status
80h	STATUS_MFR_SPECIFIC	R	NO	0h	Current status
8Bh	READ_VOUT	R	NO	N/A	Sensed output voltage.
8Ch	READ_IOUT	R	NO	N/A	Sensed output current.
8Dh	READ_TEMP1	R	NO	N/A	Sensed junction temperature.
98h	PMBUS_REVISION	R	NO	55h	PMBus 1.4
99h	MFR_ID	R	NO	4954h	ASCII for "TI"
9Ah	MFR_MODEL	R	NO	544A2800h	IC part number.
9Bh	MFR_REVISION	R/W	YES	00h	All zeros.
ADh	IC_DEVICE_ID	R	NO	5449544A2800h	IC part number.
AEh	IC_DEVICE_REV	R	NO	05h	IC revision.
D1h	SYS_CFG_USER1	R/W	YES	51h	FCCM and Fixed OVf enabled. Top nibble of ADR is 3h.
D2h	PASSKEY	R/W	YES	00h	Passkey unset and unlocked.
D4h	COMP	R/W	YES	02h	See register description.

Table 8-1. Supported PMBus® Register and Default Values (continued)

REGISTER ADDRESS	REGISTER NAME	R/W	NVM	DEFAULT VALUE (HEX)	DEFAULT BEHAVIOR
D5h	VBOOT	R/W	YES	0Ch	Sets the output voltage device regulates to after startup. 1V by default. Overridden by pinstrap on MS2.
D9h	NVM_CHECKSUM	R	NO	F592h	NVM Checksum excluding Passkey.

8.1 Register Map

Table 8-2. Register Map

Address	Acronym	Description	Write Transaction	Read Transaction
01h	OPERATION	Defines the operation of the device	Write Byte	Read Byte
02h	ON_OFF_CONFIG	Configures device response to EN pin and digital enable signal	Write Byte	Read Byte
03h	CLEAR_FAULTS	Clears all fault bits	Send Byte	N/A
10h	WRITE_PROTECT	Controls writing to device	Write Byte	Read Byte
15h	STORE_USER_ALL	Stores all storable register settings into NVM	Send Byte	N/A
16h	RESTORE_USER_ALL	Restores all storable register settings from NVM	Send Byte	N/A
19h	CAPABILITY	Defines the capability of the device	N/A	Read Byte
20h	VOUT_MODE	Defines the data format for VOUT related commands	N/A	Read Byte
21h	VOUT_COMMAND	Sets output voltage	Write Word	Read Word
25h	VOUT_MARGIN_HIGH	Sets margin high percentage when enabled	Write Word	Read Word
26h	VOUT_MARGIN_LOW	Sets margin low percentage when enabled	Write Word	Read Word
27h	VOUT_TRANSITION_RATE	Sets the rate the output voltage changes	Write Word	Read Word
29h	VOUT_SCALE_LOOP	Defines internal divider ratio	N/A	Read Word
33h	FREQUENCY_SWITCH	Sets switching frequency	Write Word	Read Word
41h	VOUT_OV_FAULT_RESPONSE	Sets the output overvoltage fault response	Write Byte	Read Byte
45h	VOUT_UV_FAULT_RESPONSE	Sets the output undervoltage fault response	Write Byte	Read Byte
46h	IOUT_OC_FAULT_LIMIT	Sets the overcurrent limit	Write Word	Read Word
60h	TON_DELAY	Sets the delay from enabling to start of switching	Write Word	Read Word
61h	TON_RISE	Sets the soft-start time	Write Word	Read Word
64h	TOFF_DELAY	Sets the delay from disabling to stop of switching	Write Word	Read Word
65h	TOFF_FALL	Sets the soft-stop time	N/A	Read Word
78h	STATUS_BYTE	Current status	N/A	Read Byte
79h	STATUS_WORD	Current status	N/A	Read Word
7Eh	STATUS_CML	Current status	N/A	Read Byte
80h	STATUS_MFR_SPECIFIC	Current status	N/A	Read Byte
8Bh	READ_VOUT	Sensed output voltage	N/A	Read Word
8Ch	READ_IOUT	Sensed output current	N/A	Read Word
8Dh	READ_TEMP1	Sensed junction temperature	N/A	Read Word
98h	PMBUS_REVISION	PMBus 1.4	N/A	Read Byte
99h	MFR_ID	ASCII for TI	N/A	Block Read
9Ah	MFR_MODEL	IC Part Number	N/A	Block Read
9Bh	MFR_REVISION	Manufacturer's Revision Number	Block Write	Block Read
ADh	IC_DEVICE_ID	IC Part Number	N/A	Block Read
AEh	IC_DEVICE_REV	IC Revision	N/A	Block Read
D1h	SYS_CFG_USER1	Miscellaneous configuration	Write Byte	Read Byte
D2h	PASSKEY	Provides ability to lock access to device	Block Write	Block Read

Table 8-2. Register Map (continued)

Address	Acronym	Description	Write Transaction	Read Transaction
D4h	COMP	Internal compensation settings	Write Byte	Read Byte
D5h	VBOOT	Sets output voltage device regulates to after startup	Write Byte	Read Byte
D9h	NVM_CHECKSUM	NVM Checksum excluding passkey	N/A	Read Word
FCh	FUSION_ID0		N/A	Read Word
FDh	FUSION_ID1		N/A	Block Read

Complex bit access types are encoded to fit into small table cells. [Section 8.1](#) shows the codes that are used for access types in this section.

Table 8-3. Register Map Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

8.1.1 OPERATION (Address = 01h)

OPERATION is shown in [Figure 8-1](#) and described in [Table 8-4](#).

Return to the [Summary Table](#).

Write Transaction: Write Byte

Read Transaction: Read Byte

Data Format: Unsigned Binary (1 byte)

NVM Back-up: No

Updates: On-the-fly

The OPERATION command is used to turn the device output on or off, in conjunction with the input from the EN pin, according to the configuration of the ON_OFF_CONFIG command. It is also used to set the output voltage to the upper or lower MARGIN levels, and select soft-stop when turned off through OPERATION.

Figure 8-1. OPERATION

7	6	5	4	3	2	1	0
ON	OFF	MARGIN				RESERVED	
R/W-0h	R/W-0h	R/W-0h				R-0h	

Table 8-4. OPERATION Field Descriptions

Bit	Field	Type	Reset	Description
7	ON	R/W	0h	Turn the device output on or off when the ON_OFF_CONFIG command is configured with its CMD bit high. There can be several other requirements that must be satisfied before the power conversion can begin. The input voltages must be above their UVLO thresholds and, if the CPR bit in ON_OFF_CONFIG is high, the enable pin must be high. 0h = The device output is off 1h = The device output is on
6	OFF	R/W	0h	Sets the turn-off behavior when commanding the device output off via OPERATION[7] (the ON bit transitions from 1 to 0) and when the ON_OFF_CONFIG command is configured with its CMD bit high. If the ON bit is 1, then the OFF bit is ignored. 0h = Immediately turn the device output off forcing the power stage to a high-Z state, not honoring the programmed TOFF_DELAY and programmed TOFF_FALL, when commanded off via OPERATION[7]. 1h = Soft off. Use the programmed turn-off delay in TOFF_DELAY and ramp down in TOFF_FALL when commanded off via OPERATION[7].
5-2	MARGIN	R/W	0h	Sets the margin state, independent of the OPERATION[7] bit value. Values other than those listed below are invalid/unsupported data. If margin is off, the output voltage source is VOUT_COMMAND and OV/UV faults behave normally as programmed in their respective fault response registers. 0h = Margin off and faults behave as programmed. 1h = Margin off and faults behave as programmed. 2h = Margin off and faults behave as programmed. 3h = Margin off and faults behave as programmed. 5h = Margin low (Ignore fault). Output voltage target uses VOUT_MARGIN_LOW. UV faults are ignored and do not trigger shut-down, but will trigger STATUS updates. 6h = Margin low (Act on fault). Output voltage target uses VOUT_MARGIN_LOW. OV/UV faults trigger per their respective fault response settings. 9h = Margin high (Ignore fault). Output voltage target uses VOUT_MARGIN_HIGH. OV faults are ignored and do not trigger shut-down, but will trigger STATUS updates. Ah = Margin high (Act on fault). Output voltage target uses VOUT_MARGIN_HIGH. OV/UV faults trigger per their respective fault response settings.

Table 8-4. OPERATION Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1-0	RESERVED	R	0h	Reserved

8.1.2 ON_OFF_CONFIG (Address = 02h)

ON_OFF_CONFIG is shown in Figure 8-2 and described in Table 8-5.

Return to the [Summary Table](#).

Write Transaction: Write Byte

Read Transaction: Read Byte

Data Format: Unsigned Binary (1 byte)

NVM Back-up: EEPROM

Updates: On-the-fly

The ON_OFF_CONFIG command configures the combination of enable pin input and serial bus commands needed to turn the device output on and off. This includes how the unit responds when power is applied to VIN. For the purposes of ON_OFF_CONFIG, the device EN pin is the CONTROL pin.

Figure 8-2. ON_OFF_CONFIG

7	6	5	4	3	2	1	0
RESERVED			PU	CMD	CPR	POL	CPA
R-0h			R/W-Xh	R/W-Xh	R/W-Xh	R-1h	R/W-Xh

Table 8-5. ON_OFF_CONFIG Field Descriptions

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4	PU	R/W	X	Sets the default to either turn on the device output any time power is present, or for the device output on and off to be controlled by the CONTROL pin and/or the OPERATION command. On reset the value will be determined by NVM. 0h = Device output turns on any time sufficient input power is present regardless of state of the CONTROL pin or OPERATION command. 1h = Device output does not turn on until commanded by the CONTROL pin and/or OPERATION command as programmed in the ON_OFF_CONFIG register.
3	CMD	R/W	X	The CMD bit sets how the device responds to the OPERATION command. On reset the value will be determined by NVM. 0h = Device ignores the ON bit in the OPERATION command. 1h = Device responds to the ON bit being set high in the OPERATION command (and the CONTROL pin if configured by CPR) to enable the device output.
2	CPR	R/W	X	The CPR bit sets the CONTROL pin response. On reset the value will be determined by NVM. 0h = Device ignores the CONTROL pin to enable its output. 1h = The device output responds to the CONTROL pin.
1	POL	R	1h	The POL bit sets the polarity of the CONTROL pin. 1h = The CONTROL pin has active high polarity.
0	CPA	R/W	X	The CPA bit sets the CONTROL pin action when the device output is turned off with the CONTROL pin. The device must be configured to respond to the CONTROL pin through the CPR bit. On reset the value will be determined by NVM. 0h = When the output is turned off by the CONTROL pin, continue regulating for the time programmed into TOFF_DELAY and ramp down in the time programmed into TOFF_FALL. 1h = When the output is turned off by the CONTROL pin, immediately turn off the output.

8.1.3 CLEAR_FAULTS (Address = 03h)

CLEAR_FAULTS is shown in [Figure 8-3](#) and described in [Table 8-6](#).

Return to the [Summary Table](#).

Write Transaction: Send Byte

Read Transaction: N/A

Data Format: Data-less

NVM Back-up: No

Updates: On-the-fly

CLEAR_FAULTS is a command used to clear any fault bits that have been set. This command clears all bits in all status registers. CLEAR_FAULTS is a write-only command with no data.

The CLEAR_FAULTS command does not cause a unit that has latched off for a fault condition to restart. If the fault is still present when the bit is cleared, the fault bit is immediately set again and the host is notified by the usual means

Figure 8-3. CLEAR_FAULTS

7	6	5	4	3	2	1	0
CLEAR_FAULTS							
W-0h							

Table 8-6. CLEAR_FAULTS Field Descriptions

Bit	Field	Type	Reset	Description
7-0	CLEAR_FAULTS	W	0h	N/A

8.1.4 WRITE_PROTECT (Address = 10h)

WRITE_PROTECT is shown in [Figure 8-4](#) and described in [Table 8-7](#).

Return to the [Summary Table](#).

Write Transaction: Write Byte

Read Transaction: Read Byte

Data Format: Unsigned Binary (1 byte)

NVM Back-up: EEPROM

Updates: On-the-fly

The WRITE_PROTECT command is used to control writing to the PMBus device. The intent of this command is to provide protection against accidental changes. This command is not intended to provide protection against deliberate or malicious changes to a devices configuration or operation. All supported commands may have their parameters read, regardless of the WRITE_PROTECT settings.

Note

Send Byte commands such as CLEAR_FAULTS, STORE_USER_ALL and RESTORE_USER_ALL shall be blocked by write protection unless listed as an allowed command.

Figure 8-4. WRITE_PROTECT

7	6	5	4	3	2	1	0
PROTECTION				RESERVED			
R/W-Xh				R-0h			

Table 8-7. WRITE_PROTECT Field Descriptions

Bit	Field	Type	Reset	Description
7-5	PROTECTION	R/W	X	On reset the value will be determined by NVM. 0h = Enable writes to all commands. 1h = Disables all WRITES except to the WRITE_PROTECT, STORE_USER_ALL, OPERATION, ON_OFF_CONFIG, VOUT_COMMAND and PASSKEY commands. 2h = Disables all WRITES except to the WRITE_PROTECT, STORE_USER_ALL, OPERATION and PASSKEY commands. 4h = Disables all WRITES except to the WRITE_PROTECT, STORE_USER_ALL and PASSKEY commands.
4-0	RESERVED	R	0h	Reserved

8.1.5 STORE_USER_ALL (Address = 15h)

STORE_USER_ALL is shown in [Figure 8-5](#) and described in [Table 8-8](#).

Return to the [Summary Table](#).

Write Transaction: Send Byte

Read Transaction: N/A

Data Format: Data-less

NVM Back-up: No

Updates: On-the-fly

The STORE_USER_ALL command instructs the PMBus device to store the current register settings to non-volatile memory.

Due to the EEPROM programming time, the duration of this command is approximately 125ms. For any incoming PMBus traffic while the device is busy programming EEPROM, the device will ACK its device address; but, NACK any other bytes (as well as returns all 1s for data) per PMBus Part II section 10.8.7. The device will not set any status for NACKd transactions during EEPROM programming.

EEPROM programming faults will set the cml bit in the (78h) STATUS_BYTE and the oth bit in the (7Eh) STATUS_CML registers.

NVM store operations are not recommended while the output is enabled (although the user is not explicitly prevented from doing so) as interruption can result in a corrupted NVM. Following issuance of an NVM store command, TI recommends disabling regulation and waiting a minimum of 125 ms before continuing.

Figure 8-5. STORE_USER_ALL

7	6	5	4	3	2	1	0
STORE_USER_ALL							
W-0h							

Table 8-8. STORE_USER_ALL Field Descriptions

Bit	Field	Type	Reset	Description
7-0	STORE_USER_ALL	W	0h	N/A

8.1.6 RESTORE_USER_ALL (Address = 16h)

RESTORE_USER_ALL is shown in [Figure 8-6](#) and described in [Table 8-9](#).

Return to the [Summary Table](#).

Write Transaction: Send Byte

Read Transaction: N/A

Data Format: Data-less

NVM Back-up: No

Updates: On-the-fly

The RESTORE_USER_ALL command instructs the PMBus device to copy the entire contents of the non-volatile User Store Memory to the matching locations in the Operating Memory. Any values set through a Pin Detection during the last power-cycle will overwrite the values in Operating Memory, also overwriting the value retrieved from the User Store.

Note

It is permitted to use the RESTORE_USER_ALL command while the output is enabled. However, PMBus commands will be ignored during the copy operation and there can be unpredictable, undesirable, or even catastrophic results if done while the output is enabled. TI recommends to turn the device output off before issuing this command through the method programmed into ON_OFF_CONFIG.

Figure 8-6. RESTORE_USER_ALL

7	6	5	4	3	2	1	0
RESTORE_USER_ALL							
W-0h							

Table 8-9. RESTORE_USER_ALL Field Descriptions

Bit	Field	Type	Reset	Description
7-0	RESTORE_USER_ALL	W	0h	N/A

8.1.7 CAPABILITY (Address = 19h)

CAPABILITY is shown in [Figure 8-7](#) and described in [Table 8-10](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Byte

Data Format: Unsigned Binary (1 byte)

NVM Back-up: No

Updates: N/A

This command provides a way for a host system to determine some key capabilities of this PMBus device. This command is read-only and has one data byte formatted as below.

Figure 8-7. CAPABILITY

7		6		5		4		3		2		1		0	
PEC		SPD				ALRT		FORMAT		AVS		RESERVED			
R-1h				R-2h				R-0h		R-0h		R-0h		R-0h	

Table 8-10. CAPABILITY Field Descriptions

Bit	Field	Type	Reset	Description
7	PEC	R	1h	1h = Packet Error Checking is supported.
6-5	SPD	R	2h	2h = The maximum supported bus speed is 1MHz.
4	ALRT	R	0h	0h = This device does not have a SMB_ALERT# pin and does not support the SMBus Alert Response Protocol.
3	FORMAT	R	0h	0h = This device supports LINEAR11, ULINEAR16, SLINEAR16, or DIRECT format (as against the IEEE Half Precision Floating Point Format).
2	AVS	R	0h	0h = Indicates that AVSBus is not supported.
1-0	RESERVED	R	0h	Reserved

8.1.8 VOUT_MODE (Address = 20h)

VOUT_MODE is shown in [Figure 8-8](#) and described in [Table 8-11](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Byte

Data Format: Unsigned Binary (1 byte)

NVM Back-up: No

Updates: N/A

The data byte for the VOUT_MODE command sets the data format for VOUT related commands.

Data Validity: Attempts to write the VOUT_MODE command shall be considered as invalid data or unsupported data (ivd) and the device shall respond as described in ivd.

Figure 8-8. VOUT_MODE

7	6	5	4	3	2	1	0
VOUT_MODE				VOUT_EXPONENT			
R-4h				R-16h			

Table 8-11. VOUT_MODE Field Descriptions

Bit	Field	Type	Reset	Description
7-5	VOUT_MODE	R	4h	4h = Relative Mode, Linear Format (ULINEAR16, SLINEAR16).
4-0	VOUT_EXPONENT	R	16h	16h = Exponent value is -10 (equivalent to 0.976mV/count).

8.1.9 VOUT_COMMAND (Address = 21h)

VOUT_COMMAND is shown in [Figure 8-9](#) and described in [Table 8-12](#).

Return to the [Summary Table](#).

Write Transaction: Write Word

Read Transaction: Read Word

Data Format: ULINEAR16 0.976mV per VOUT_MODE LSB

NVM Back-up: No

Updates: On-the-fly

When PMBus is used to set the regulated voltage, the commanded output voltage in volts is determined by a combination of VOUT_COMMAND, VOUT_MARGIN_HIGH, VOUT_MARGIN_LOW, and OPERATION commands. As stated in the description of the VOUT_MODE command, the VOUT_MODE step size is 0.976 mV.

The range of recommended VOUT_COMMAND values is dependent upon the configured (29h) VOUT_SCALE_LOOP. The design does not limit the VOUT_COMMAND value to be within this recommended range. However, there is a max clamp on VOUT_COMMAND to 5.5V. This max clamp is not affected when doing MARGIN_HIGH. There is no min clamp for low voltages.

At power up, the reset value of VOUT_COMMAND is derived from VBOOT/VOUT_SCALE_LOOP. When the rail is disabled by the mechanism programmed to ON_OFF_CONFIG or due to a fault, the value in VOUT_COMMAND is updated to VBOOT.

Note

This register can be changed during soft-start or soft-stop. However, the rail will continue to ramp up/down to the original target (VBOOT) at the rate programmed into TON_RISE/TOFF_FALL. After soft-start completes (and if VOUT_COMMAND is different from the VBOOT value), the device will immediately transition from the VBOOT value to the latest written VOUT_COMMAND at the programmed VOUT_TRANSITION_RATE.

During regulation, preemptive writes to VOUT_COMMAND are allowed even if the DAC is still slewing to a previously programmed VOUT_COMMAND. The device will immediately start slewing to the new target at the rate programmed into VOUT_TRANSITION_RATE.

Figure 8-9. VOUT_COMMAND

15	14	13	12	11	10	9	8
RESERVED				VOUT_COMMAND			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
VOUT_COMMAND							
R/W-0h							

Table 8-12. VOUT_COMMAND Field Descriptions

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	VOUT_COMMAND	R/W	0h	Sets the output voltage target via the PMBus interface.

Table 8-13. Recommended Output Voltage Ranges

VOUT_SCALE_LOOP (V/V)	RECOMMENDED V _{OUT} RANGE (V)	RECOMMENDED VOUT_COMMAND RANGE (dec)
1	0.35 - 0.9	359 - 922
0.5	0.5 - 1.8	512 - 1844
0.25	1.4 - 3.6	1434 - 3687

Table 8-13. Recommended Output Voltage Ranges (continued)

VOUT_SCALE_LOOP (V/V)	RECOMMENDED V _{OUT} RANGE (V)	RECOMMENDED VOUT_COMMAND RANGE (dec)
0.125	2.8 - 5.505	2868 - 5637

8.1.10 VOUT_MARGIN_HIGH (Address = 25h)

VOUT_MARGIN_HIGH is shown in [Figure 8-10](#) and described in [Table 8-14](#).

Return to the [Summary Table](#).

Write Transaction: Write Word

Read Transaction: Read Word

Data Format: ULINEAR16, Relative

NVM Back-up: No

Updates: On-the-fly

This command is used to increase the value of the regulated voltage by shifting the VREF reference voltage higher when the OPERATION command is set to Margin High. Since the Vout format is set to relative in the (20h) VOUT_MODE register bit [7], the commanded Vout will increase by the multiplicative factor indicated in this command. This command also uses the LSB specified by (20h) VOUT_MODE.

Figure 8-10. VOUT_MARGIN_HIGH

15	14	13	12	11	10	9	8
RESERVED						VOUT_MARGIN_HIGH	
R-0h						R/W-420h	
7	6	5	4	3	2	1	0
VOUT_MARGIN_HIGH							
R/W-420h							

Table 8-14. VOUT_MARGIN_HIGH Field Descriptions

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	VOUT_MARGIN_HIGH	R/W	420h	Margin High output voltage. 420h = 3.125% 440h = 6.25%

8.1.11 VOUT_MARGIN_LOW (Address = 26h)

VOUT_MARGIN_LOW is shown in [Figure 8-11](#) and described in [Table 8-15](#).

Return to the [Summary Table](#).

Write Transaction: Write Word

Read Transaction: Read Word

Data Format: ULINEAR16, Relative

NVM Back-up: No

Updates: On-the-fly

This command is used to decrease the value of the regulated voltage by shifting the VREF reference voltage lower when the OPERATION command is set to Margin Low. Since the Vout format is set to relative in the (20h) VOUT_MODE register bit [7], the commanded Vout will decrease by the multiplicative factor indicated in this command. This command also uses the LSB specified by (20h) VOUT_MODE.

Figure 8-11. VOUT_MARGIN_LOW

15	14	13	12	11	10	9	8
RESERVED						VOUT_MARGIN_LOW	
R-0h						R/W-3E0h	
7	6	5	4	3	2	1	0
VOUT_MARGIN_LOW							
R/W-3E0h							

Table 8-15. VOUT_MARGIN_LOW Field Descriptions

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	VOUT_MARGIN_LOW	R/W	3E0h	Margin Low output voltage. 3C0h = -6.25% 3E0h = -3.125%

8.1.12 VOUT_TRANSITION_RATE (Address = 27h)

VOUT_TRANSITION_RATE is shown in [Figure 8-12](#) and described in [Table 8-16](#).

Return to the [Summary Table](#).

Write Transaction: Write Word

Read Transaction: Read Word

Data Format: LINEAR11

NVM Back-up: No

Updates: On-the-fly

When a PMBus device receives either a VOUT_COMMAND, or OPERATION (Margin High, Margin Low, Margin Off), that causes the output voltage to change, this command sets the rate in mV/us at which the output should change voltage. This commanded rate of change does not apply when the unit is commanded to turn on or to turn off.

Data Validity:

Writes to the read-only bits in the exponent and mantissa will be ignored and their value will not be updated. Every binary combination in the read/write mantissa bits is writeable and readable. However, the actual output voltage slew rate is set to the nearest supported setting. Additionally, the mantissa value restored from EEPROM is fixed for each supported setting.

Figure 8-12. VOUT_TRANSITION_RATE

15	14	13	12	11	10	9	8
EXPONENT						RESERVED	
R-1Dh						R-0h	
7	6	5	4	3	2	1	0
RESERVED	VOUT_TRANSITION_RATE						
R-0h	R/W-1Ah						

Table 8-16. VOUT_TRANSITION_RATE Field Descriptions

Bit	Field	Type	Reset	Description
15-11	EXPONENT	R	1Dh	Linear format twos complement exponent. Fixed exponent of -3 resulting in 0.125mV/us LSB.
10-7	RESERVED	R	0h	Reserved
6-0	VOUT_TRANSITION_RATE	R/W	1Ah	Linear format twos complement mantissa.

8.1.13

Table 8-17. VOUT_TRANSITION_RATE Enumeration List

VOUT_TRANSITION_RATE [6:0]		SLEW RATE (mV/μs)
≥	≤	
0d	19d	1.625
20d	38d	3.25
39d	77d	6.5
78d	127d	13

8.1.14 VOUT_SCALE_LOOP (Address = 29h)

VOUT_SCALE_LOOP is shown in [Figure 8-13](#) and described in [Table 8-18](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Word

Data Format: SLINEAR11

NVM Back-up: EEPROM

Updates: On power cycle

VOUT_SCALE_LOOP allows PMBus devices to map between the commanded voltage and the voltage at the control circuit input. The VOUT_SCALE_LOOP also programs an internal precision resistor divider so no external divider is required.

Figure 8-13. VOUT_SCALE_LOOP

15	14	13	12	11	10	9	8
EXPONENT					RESERVED		
R-1Dh					R-0h		
7	6	5	4	3	2	1	0
RESERVED				VOUT_SCALE_LOOP			
R-0h				R-4h			

Table 8-18. VOUT_SCALE_LOOP Field Descriptions

Bit	Field	Type	Reset	Description
15-11	EXPONENT	R	1Dh	Linear format two's complement exponent. Fixed exponent of -3 resulting in 0.125 LSB.
10-4	RESERVED	R	0h	Reserved
3-0	VOUT_SCALE_LOOP	R	4h	Linear format mantissa. 1h = VOUT_SCALE_LOOP of 0.125 V/V. 2h = VOUT_SCALE_LOOP of 0.25 V/V. 4h = VOUT_SCALE_LOOP of 0.5 V/V. 8h = VOUT_SCALE_LOOP of 1.00 V/V.

8.1.15 FREQUENCY_SWITCH (Address = 33h)

FREQUENCY_SWITCH is shown in [Figure 8-14](#) and described in [Table 8-19](#).

Return to the [Summary Table](#).

Write Transaction: Write Word

Read Transaction: Read Word

Data Format: SLINEAR11

NVM Back-up: EEPROM

Updates: On-the-fly

FREQUENCY_SWITCH sets the switching frequency of the active device.

Figure 8-14. FREQUENCY_SWITCH

15	14	13	12	11	10	9	8
EXPONENT						RESERVED	
R-7h						R-0h	
7	6	5	4	3	2	1	0
RESERVED				FREQUENCY_SWITCH			
R-0h				R/W-Xh			

Table 8-19. FREQUENCY_SWITCH Field Descriptions

Bit	Field	Type	Reset	Description
15-11	EXPONENT	R	7h	Linear format twos complement exponent. Fixed exponent of 7 resulting in 128kHz LSB.
10-4	RESERVED	R	0h	Reserved
3-0	FREQUENCY_SWITCH	R/W	X	Linear format twos complement mantissa. On reset the value will be determined by NVM.

8.1.16

Table 8-20. FREQUENCY_SWITCH Enumeration List

FREQUENCY_SWITCH [3:0]		SWITCHING FREQUENCY (kHz)
≥	≤	
0d	4d	500
5d	5d	600
6d	6d	800
7d	8d	1000
9d	9d	1200
10d	15d	1400

8.1.17 VOUT_OV_FAULT_RESPONSE (Address = 41h)

VOUT_OV_FAULT_RESPONSE is shown in [Figure 8-15](#) and described in [Table 8-21](#).

Return to the [Summary Table](#).

Write Transaction: Write Word

Read Transaction: Read Word

Data Format: Unsigned Binary (1 byte)

NVM Back-up: EEPROM

Updates: On-the-fly

The VOUT_OV_FAULT_RESPONSE command instructs the device on what action to take in response to an output over-voltage fault.

Figure 8-15. VOUT_OV_FAULT_RESPONSE

7	6	5	4	3	2	1	0
RESERVED		RS_OV			TD_OV		
R-0h		R/W-Xh			R-0h		

Table 8-21. VOUT_OV_FAULT_RESPONSE Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5-3	RS_OV	R/W	X	Output voltage over voltage retry setting. On reset the value will be determined by NVM. 0h = The device does not attempt to restart. The output remains disabled until the fault is cleared (See section 10.7 of the PMBus spec.) 7h = The device goes through a normal startup (Soft start) continuously, without limitation, until it is commanded off or bias power is removed or another fault condition causes the unit to shutdown. Data Validity: Any value other than 000 or 111 will not be accepted and such an attempt shall be considered as invalid data or unsupported data (ivd) and the device shall respond as described in ivd. Note, that since all 3 bits must be the same, only one (bit 5) is stored in EEPROM.
2-0	TD_OV	R	0h	Output over voltage retry time delay setting. 0h = A zero value for the Retry time delay setting means that the unit does not delay a restart. This is only supported when Restart is disabled by RS_OV[2:0] = 000. The output remains disabled until the fault is cleared (See section 10.7 of the PMBus spec.)

8.1.18 VOUT_UV_FAULT_RESPONSE (Address = 45h)

VOUT_UV_FAULT_RESPONSE is shown in [Figure 8-16](#) and described in [Table 8-22](#).

Return to the [Summary Table](#).

Write Transaction: Write Word

Read Transaction: Read Word

Data Format: Unsigned Binary (1 byte)

NVM Back-up: EEPROM

Updates: On-the-fly

The VOUT_OV_FAULT_RESPONSE command instructs the device on what action to take in response to an output under-voltage fault.

Figure 8-16. VOUT_UV_FAULT_RESPONSE

7	6	5	4	3	2	1	0
RESERVED		RS_UV			TD_UV		
R-0h		R/W-Xh			R-2h		

Table 8-22. VOUT_UV_FAULT_RESPONSE Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5-3	RS_UV	R/W	X	Output voltage under voltage retry setting. On reset the value will be determined by NVM. 0h = The device does not attempt to restart. The output remains disabled until the fault is cleared (See section 10.7 of the PMBus spec.) 7h = The device goes through a normal startup (Soft start) continuously, without limitation, until it is commanded off or bias power is removed or another fault condition causes the unit to shutdown. Data Validity: Any value other than 000 or 111 will not be accepted and such an attempt shall be considered as invalid data or unsupported data (ivd) and the device shall respond as described in ivd. Note, that since all 3 bits must be the same, only one (bit 5) is stored in EEPROM.
2-0	TD_UV	R	2h	These bits select the delay from the detection of the the fault condition signal to the rail shutting down. In other words, this sets the fault de-glitch duration such that if the fault condition goes away before the delay counter expires, then the delay counter is reset to zero. The error in the deglitch counter is +/- 1 us so this will be more visible with lower settings. The hiccup duration or the time between consecutive restart attempts is also configured with a Response delay of 64us and a Hiccup delay of 52ms. 2h = Output under voltage retry/hiccup time delay setting

8.1.19 IOUT_OC_FAULT_LIMIT (Address = 46h)

IOUT_OC_FAULT_LIMIT is shown in [Figure 8-17](#) and described in [Table 8-23](#).

Return to the [Summary Table](#).

Write Transaction: Write Word

Read Transaction: Read Word

Data Format: LINEAR11

NVM Back-up: EEPROM

Updates: On-the-fly

The IOUT_OC_FAULT_LIMIT command sets the value of the output current that causes the overcurrent detector to indicate an overcurrent fault condition. The thresholds selected here are compared to the sensed low-side valley current. See Overcurrent Limit and Low-side Current Sense for more details.

Figure 8-17. IOUT_OC_FAULT_LIMIT

15	14	13	12	11	10	9	8
EXPONENT						RESERVED	
R-0h						R-0h	
7	6	5	4	3	2	1	0
RESERVED			IOUT_OC_FAULT_LIMIT				
R-0h			R/W-Xh				

Table 8-23. IOUT_OC_FAULT_LIMIT Field Descriptions

Bit	Field	Type	Reset	Description
15-11	EXPONENT	R	0h	Linear format twos complement exponent resulting in a 1A LSB.
10-5	RESERVED	R	0h	Reserved
4-0	IOUT_OC_FAULT_LIMIT	R/W	X	The IOUT_OC_FAULT_LIMIT command sets the value of the output current that causes the overcurrent detector to indicate an overcurrent fault condition. The thresholds selected here are compared to the sensed low-side valley current. See Overcurrent Limit and Low-side Current Sense for more details. On reset the value will be determined by NVM. Data Validity: Only IOUT_OC_FAULT_LIMIT[4:0] will be considered for setting the OCL limit. Any values greater than 31 will be aliased.

Table 8-24. IOUT_OC_FAULT_LIMIT Enumeration List

IOUT_OC_FAULT_LIMIT [4:0]		OVERCURRENT LIMIT (A)
$\geq$	$\leq$	
0d	4d	4
5d	8d	7
9d	11d	10
12d	13d	13
14d	16d	13
17d	19d	13
20d	31d	13

8.1.20 TON_DELAY (Address = 60h)

TON_DELAY is shown in [Figure 8-18](#) and described in [Table 8-25](#).

Return to the [Summary Table](#).

Write Transaction: Write Word

Read Transaction: Read Word

Data Format: LINEAR11

NVM Back-up: EEPROM

Updates: On-the-fly

The TON_DELAY command sets the time, in milliseconds, from when a start condition is received (as programmed by the ON_OFF_CONFIG command) until the output voltage starts to rise.

Figure 8-18. TON_DELAY

15	14	13	12	11	10	9	8
EXPONENT					RESERVED		
R-0h					R-0h		
7	6	5	4	3	2	1	0
RESERVED							TON_DELAY
R-0h							R/W-Xh

Table 8-25. TON_DELAY Field Descriptions

Bit	Field	Type	Reset	Description
15-11	EXPONENT	R	0h	Linear format twos complement exponent. The exponent is not programmable, with a result of 1ms LSB.
10-1	RESERVED	R	0h	Reserved
0	TON_DELAY	R/W	X	These bits select the TON_DELAY time. When 000b is selected, a minimum 50us delay is enforced. On reset the value will be determined by NVM. 0h = 0.05ms TON_DELAY 1h = 1ms TON_DELAY

8.1.21 TON_RISE (Address = 61h)

TON_RISE is shown in [Figure 8-19](#) and described in [Table 8-26](#).

Return to the [Summary Table](#).

Write Transaction: Write Word

Read Transaction: Read Word

Data Format: LINEAR11

NVM Back-up: EEPROM

Updates: On-the-fly

The TON_RISE command sets the time, in milliseconds, from when the output starts to rise until the voltage has entered the regulation band, which effectively sets the slew rate of the reference DAC during the soft-start period. The soft-start time varies from the TON_RISE selection when VOUT_COMMAND is used for boot up. See section Start-Up and Shutdown for more details.

Figure 8-19. TON_RISE

15	14	13	12	11	10	9	8
EXPONENT						RESERVED	
R-1Fh						R-0h	
7	6	5	4	3	2	1	0
RESERVED				TON_RISE			
R-0h				R/W-Xh			

Table 8-26. TON_RISE Field Descriptions

Bit	Field	Type	Reset	Description
15-11	EXPONENT	R	1Fh	Linear format two's complement exponent. The exponent is not programmable, with a result of 0.5ms LSB.
10-4	RESERVED	R	0h	Reserved
3-0	TON_RISE	R/W	X	This bit selects the TON_RISE time. On reset the value will be determined by NVM. 0h = 0.5ms TON_RISE 2h = 1ms TON_RISE 4h = 2ms TON_RISE 8h = 4ms TON_RISE

Table 8-27. TON_RISE Enumeration List

TON_RISE [3:0]		SOFT-START TIME (ms)
≥	≤	
0d	1d	0.5
2d	3d	1
4d	7d	2
8d	15d	4

8.1.22 TOFF_DELAY (Address = 64h)

TOFF_DELAY is shown in [Figure 8-20](#) and described in [Table 8-28](#).

Return to the [Summary Table](#).

Write Transaction: Write Word

Read Transaction: Read Word

Data Format: LINEAR11

NVM Back-up: EEPROM

Updates: On-the-fly

The TOFF_DELAY command sets the time, in milliseconds, from when a stop condition is received (as programmed by the ON_OFF_CONFIG command) until the device starts the soft-stop operation.

Figure 8-20. TOFF_DELAY

15	14	13	12	11	10	9	8
EXPONENT						RESERVED	
R-0h						R-0h	
7	6	5	4	3	2	1	0
RESERVED							TOFF_DELAY
R-0h							R/W-Xh

Table 8-28. TOFF_DELAY Field Descriptions

Bit	Field	Type	Reset	Description
15-11	EXPONENT	R	0h	Linear format two's complement exponent. The exponent is not programmable, with a result of 1ms LSB.
10-1	RESERVED	R	0h	Reserved
0	TOFF_DELAY	R/W	X	This bit selects the TOFF_DELAY time. On reset the value will be determined by NVM. 0h = 0ms TOFF_DELAY 1h = 1ms TOFF_DELAY

8.1.23 TOFF_FALL (Address = 65h)

TOFF_FALL is shown in [Figure 8-21](#) and described in [Table 8-29](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Word

Data Format: LINEAR11

NVM Back-up: EEPROM

Updates: On-the-fly

The TOFF_FALL command sets the time, in milliseconds, from the end of the turn-off delay time until the reference DAC is commanded to 0mV. This command is used to cause the output voltage to decrease at a controlled rate, which effectively sets the slew rate of the reference DAC during the soft-off period. In the implementation of TOFF_FALL, the VREF DAC slew rate is adjusted for each of the supported 32 VBOOT levels to obtain a slew rate to have a soft-stop time close to (but not always exactly equal to) the target value. The selected slew rate for the 0.5ms TOFF_FALL is the same as shown in TON_RISE but with a negative slope. TOFF_FALL is scaled in the same manner as TON_RISE with the different settings.

In practice, the VOUT fall time is not exactly equal to TOFF_FALL value since the device stops switching once the output voltage is discharged to 50mV.

Figure 8-21. TOFF_FALL

15	14	13	12	11	10	9	8
EXPONENT[4:0]						RESERVED	
R-1Fh						R-0h	
7	6	5	4	3	2	1	0
RESERVED				TOFF_FALL[3:0]			
R-0h				R-Xh			

Table 8-29. TOFF_FALL Field Descriptions

Bit	Field	Type	Reset	Description
15-11	EXPONENT[4:0]	R	1Fh	Linear format twos complement exponent. The exponent is not programmable, with a result of 0.5ms LSB.
10-4	RESERVED	R	0h	Reserved
3-0	TOFF_FALL[3:0]	R	X	TOFF_FALL will be Read Only and will have the same values as programmed in TON_RISE. On reset the value will be determined by NVM.

8.1.24 STATUS_BYTE (Address = 78h)

STATUS_BYTE is shown in [Table 8-30](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Byte

Data Format: Unsigned Binary (1 byte)

NVM Back-up: No

Updates: On-the-fly

The STATUS_BYTE command returns one byte of information with a summary of the most critical faults, such as overvoltage, overcurrent, overtemperature, etc. The supported STATUS_BYTE message content is described in the following table. The STATUS_BYTE is equal the low byte of STATUS_WORD. The conditions in the STATUS_BYTE are summary information only. They are asserted to inform the host as to which other STATUS registers should be checked in the event of a fault. Clearing individual faults is not supported. All fault bits must be cleared simultaneously via the (03h) CLEAR_FAULTS command.

Table 8-30. STATUS_BYTE Field Descriptions

Bit	Field	Type	Reset	Description
6	OFF	R	1h	LIVE (unlatched) status bit. 0h = The the device is enabled and converting power. 1h = The device is NOT converting power for any reason including simply not being enabled.
5	OVF	R	0h	An output overvoltage fault has occurred. 0h = An output overvoltage fault has NOT occurred. 1h = An output overvoltage fault has occurred.
4	OCF	R	0h	An output overcurrent fault has occurred. 0h = An output overcurrent fault has NOT occurred. 1h = An output overcurrent fault has occurred.
3	Not Supported	R	0h	Not supported and always set to 0.
2	OTF	R	0h	An overtemperature fault has occurred. 0h = A temperature fault or warning has NOT occurred. 1h = A temperature fault or warning has occurred
1	CML	R	0h	A communications, memory, or logic fault has occurred in (7Eh) STATUS_CML 0h = A communication, memory, logic fault has NOT occurred. 1h = A communication, memory, logic fault has occurred.
0	OTH	R	1h	This bit is used to flag faults not covered with the other bit faults in STATUS_BYTE - in this case: LOW_VIN, UCF, and UVF. 0h = A fault other than those listed above has NOT occurred. 1h = A fault other than those listed above has occurred.

8.1.25 STATUS_WORD (Address = 79h)

STATUS_WORD is shown in [Figure 8-22](#) and described in [Table 8-31](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Word

Data Format: Unsigned Binary (2 bytes)

NVM Back-up: No

Updates: On-the-fly

The STATUS_WORD command returns two bytes of information with a summary of the most critical faults, such as overvoltage, overcurrent, overtemperature, etc. The low byte of the STATUS_WORD is the same register as the STATUS_BYTE. The supported STATUS_WORD message content is described in the following table. The conditions in the STATUS_BYTE are summary information only.

Figure 8-22. STATUS_WORD

15	14	13	12	11	10	9	8
VF	CF	INPUT	MFR	PGOOD_Z	Not Supported		
R-0h	R-0h	R-1h	R-0h	R-1h	R-0h		
7	6	5	4	3	2	1	0
STATUS_BYTE							
R-0h							

Table 8-31. STATUS_WORD Field Descriptions

Bit	Field	Type	Reset	Description
15	VF	R	0h	A VOUT fault is present (OVF + UVF). 0h = An output voltage fault or warning has not occurred. 1h = An output voltage fault or warning has occurred.
14	CF	R	0h	A fault is present (OCF + NOC/UCF). 0h = An output current fault has not occurred. 1h = An output current fault (OCF + NOC/UCF) has occurred.
13	INPUT	R	1h	INPUT fault or warning is present. 0h = An input fault or warning has not occurred. 1h = An input fault or warning has occurred.
12	MFR	R	0h	A fault in (80h) STATUS_MFR_SPECIFIC is present, with the exception of bit 7 DCM 0h = A STATUS_MFR_SPECIFIC fault has not occurred. 1h = A STATUS_MFR_SPECIFIC fault has occurred.
11	PGOOD_Z	R	1h	The Power Not Good is used to flag when the converter output voltage moves outside the defined over-voltage warning (OVW) and under-voltage warning (UVW) limits in analog. The signal is unlatched and always represents the current state of the device, however the faults which assert PGOOD low are latched. 0h = Power is Good. 1h = Power is Not Good.
10-8	Not Supported	R	0h	Not supported and always set to 0.
7-0	STATUS_BYTE	R	0h	Always equal to the STATUS_BYTE value.

8.1.26 STATUS_CML (Address = 7Eh)

STATUS_CML is shown in [Figure 8-23](#) and described in [Table 8-32](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Byte

Data Format: Unsigned Binary (1 byte)

NVM Back-up: No

Updates: On-the-fly

The STATUS_CML command returns one data byte with contents relating to communications, logic, and memory as follows. All supported bits may be cleared either by power cycle, issuing the (03h) CLEAR_FAULTS command, or by toggling the on-off mechanism of the rail (as configured in the (02h) ON_OFF_CONFIG register).

Figure 8-23. STATUS_CML

7	6	5	4	3	2	1	0
IVC	IVD	PEC_FAIL	MEM	RESERVED		OTH	Not Supported
R-0h	R-0h	R-0h	R-0h	R-0h		R-0h	R-0h

Table 8-32. STATUS_CML Field Descriptions

Bit	Field	Type	Reset	Description
7	IVC	R	0h	0h = Latched flag indicating an invalid or unsupported command was NOT received. 1h = Latched flag indicating an invalid or unsupported command was received.
6	IVD	R	0h	0h = Latched flag indicating an invalid or unsupported data was NOT received. 1h = Latched flag indicating an invalid or unsupported data was received.
5	PEC_FAIL	R	0h	0h = Latched flag indicating NO packet error check has failed. 1h = Latched flag indicating a packet error check has failed.
4	MEM	R	0h	The source of the fault could be one of the following sources internally: Failure parity check during/after STORE_USER_ALL. During reset RESTORE (i.e., EEPROM restore at boot-up), either a mismatch between the EEPROM contents and the register contents; OR a failure to pass parity checks. When the user issues a RESTORE_USER_ALL command, a failure to pass parity checks. Failure during the NVM programming sequence. This bit cannot be cleared by any clearing mechanism until the underlying issue is resolved and the memory is updated. 0h = Latched flag indicating NO memory error was detected. 1h = Latched flag indicating a memory error was detected.
3-2	RESERVED	R	0h	
1	OTH	R	0h	0h = Latched flag indicating NO communication error detected. 1h = Latched flag indicating communication error detected.
0	Not Supported	R	0h	Not supported and always set to 0.

8.1.27 STATUS_MFR_SPECIFIC (Address = 80h)

STATUS_MFR_SPECIFIC is shown in [Figure 8-24](#) and described in [Table 8-33](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Byte

Data Format: Unsigned Binary (1 byte)

NVM Back-up: No

Updates: On-the-fly

The STATUS_MFR_SPECIFIC command returns one data byte with contents regarding manufacturer defined status as follows. All supported bits may be cleared either by power cycle, issuing the (03h) CLEAR_FAULTS command, or by toggling the on-off mechanism of the rail (as configured in the (02h) ON_OFF_CONFIG register).

Figure 8-24. STATUS_MFR_SPECIFIC

7	6	5	4	3	2	1	0
DCM	Not Supported						
R-0h	R-0h						

Table 8-33. STATUS_MFR_SPECIFIC Field Descriptions

Bit	Field	Type	Reset	Description
7	DCM	R	0h	Live (unlatched) status bit. This bit is set upon detection of DCM operation. This bit does not trigger SMB_ALERT# and does not assert the MFR bit in STATUS_WORD or the OTH bit in STATUS_BYTE. 0h = The device is NOT operating in DCM. 1h = The device is operating in DCM.
6-0	Not Supported	R	0h	Not supported and always set to 0.

8.1.28 READ_VOUT (Address = 8Bh)

READ_VOUT is shown in [Figure 8-25](#) and described in [Table 8-34](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Word

Data Format: LINEAR16, Absolute

NVM Back-up: No

Updates: On-the-fly

The READ_VOUT command returns the actual, measured output voltage (VOSNS-GOSNS) in Volts. See Telemetry for more details. The format and LSB is set by (20h) VOUT_MODE.

Note

This device does not support VOUT_SCALE_MONITOR functionality. Therefore, when external feedback is used, READ_VOUT will read back the reference voltage on the FB pin, **NOT** the output voltage.

Figure 8-25. READ_VOUT

15	14	13	12	11	10	9	8
Not Supported				READ_VOUT			
R-0h				R-0h			
7	6	5	4	3	2	1	0
READ_VOUT							
R-0h							

Table 8-34. READ_VOUT Field Descriptions

Bit	Field	Type	Reset	Description
15-13	Not Supported	R	0h	Not supported and always set to 0.
12-0	READ_VOUT	R	0h	Output voltage telemetry data. Clamped at 0V minimum.

8.1.29 READ_IOUT (Address = 8Ch)

READ_IOUT is shown in [Figure 8-26](#) and described in [Table 8-35](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Word

Data Format: LINEAR11

NVM Back-up: No

Updates: On-the-fly

The READ_IOUT command returns the measured SW output current in Amperes. See Telemetry for more details.

Figure 8-26. READ_IOUT

15	14	13	12	11	10	9	8
EXPONENT_IOUT					READ_IOUT		
R-1Ah					R-XXh		
7	6	5	4	3	2	1	0
READ_IOUT							
R-XXh							

Table 8-35. READ_IOUT Field Descriptions

Bit	Field	Type	Reset	Description
15-11	EXPONENT_IOUT	R	1Ah	Linear format two's complement exponent. Fixed exponent of -5 resulting in 0.03125A LSB.
10-0	READ_IOUT	R	X	Output current reading. Bit [10] is tied 0 because device does not support negative values.

8.1.30 READ_TEMP1 (Address = 8Dh)

READ_TEMP1 is shown in [Figure 8-27](#) and described in [Table 8-36](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Word

Data Format: LINEAR11

NVM Back-up: No

Updates: On-the-fly

The READ_TEMP1 command returns the Controller die temperature in degrees Celsius. See Telemetry for more details.

Figure 8-27. READ_TEMP1

15	14	13	12	11	10	9	8
EXPONENT					READ_TEMP1		
R-0h					R-XXh		
7	6	5	4	3	2	1	0
READ_TEMP1							
R-XXh							

Table 8-36. READ_TEMP1 Field Descriptions

Bit	Field	Type	Reset	Description
15-11	EXPONENT	R	0h	Linear format two's complement exponent. Fixed exponent of 0 resulting in 1 deg C.
10-0	READ_TEMP1	R	X	Temperature of the die.

8.1.31 PMBUS_REVISION (Address = 98h)

PMBUS_REVISION is shown in [Figure 8-28](#) and described in [Table 8-37](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Byte

Data Format: Unsigned Binary (1 byte)

NVM Back-up: No

The PMBUS_REVISION command returns the revision of the PMBus.

Figure 8-28. PMBUS_REVISION

7	6	5	4	3	2	1	0
PMBUS_REVISION							
R-55h							

Table 8-37. PMBUS_REVISION Field Descriptions

Bit	Field	Type	Reset	Description
7-0	PMBUS_REVISION	R	55h	PMBus revision, compliant to revision 1.4 of the PMBus specification (Part I and II).

8.1.32 MFR_ID (Address = 99h)

MFR_ID is shown in [Figure 8-29](#) and described in [Table 8-38](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Block Read

Data Format: Unsigned Binary (2 bytes)

NVM Back-up: No

This Read-only Block Read command returns a single word (16 bits) with the manufacturers ID (name, abbreviation or symbol that identifies the units manufacturer). The BYTE_COUNT field in the Block Read command will be 2 (indicating 2 bytes will follow).

Figure 8-29. MFR_ID

15	14	13	12	11	10	9	8
ASCII for I							
R-49h							
7	6	5	4	3	2	1	0
ASCII for T							
R-54h							

Table 8-38. MFR_ID Field Descriptions

Bit	Field	Type	Reset	Description
15-8	ASCII for I	R	49h	
7-0	ASCII for T	R	54h	

8.1.33 MFR_MODEL (Address = 9Ah)

MFR_MODEL is shown in [Figure 8-30](#) and described in [Table 8-39](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Block Read

Data Format: Unsigned Binary (4 bytes)

NVM Back-up: No

This Read-only Block Read command returns 4 bytes (32 bits) with the manufacturers model number. The BYTE_COUNT field in the Block Read command will be 4 (indicating 4 bytes will follow).

Figure 8-30. MFR_MODEL

31	30	29	28	27	26	25	24
Part Number Extension							
R-0h							
23	22	21	20	19	18	17	16
Part Number Fifth Digit				Part Number Sixth Digit			
R-2h				R-8h			
15	14	13	12	11	10	9	8
Part Number Third Digit				Part Number Fourth Digit			
R-4h				R-Ah			
7	6	5	4	3	2	1	0
Part Number First Digit				Part Number Second Digit			
R-5h				R-4h			

Table 8-39. MFR_MODEL Field Descriptions

Bit	Field	Type	Reset	Description
31-24	Part Number Extension	R	0h	
23-20	Part Number Fifth Digit	R	2h	
19-16	Part Number Sixth Digit	R	8h	
15-12	Part Number Third Digit	R	4h	
11-8	Part Number Fourth Digit	R	Ah	
7-4	Part Number First Digit	R	5h	
3-0	Part Number Second Digit	R	4h	

8.1.34 MFR_REVISION (Address = 9Bh)

MFR_REVISION is shown in [Figure 8-31](#) and described in [Table 8-40](#).

Return to the [Summary Table](#).

Write Transaction: Block Write

Read Transaction: Block Read

Data Format: Unsigned Binary (1 byte)

NVM Back-up: EEPROM

This single byte Block command is used to either set or read the manufacturers revision number. It is writeable and includes NVM backup.

Figure 8-31. MFR_REVISION

7	6	5	4	3	2	1	0
MFR_REVISION							
R/W-XXh							

Table 8-40. MFR_REVISION Field Descriptions

Bit	Field	Type	Reset	Description
7-0	MFR_REVISION	R/W	X	

8.1.35 IC_DEVICE_ID (Address = ADh)

IC_DEVICE_ID is shown in [Figure 8-32](#) and described in [Table 8-41](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Block Read

Data Format: Unsigned Binary (6 bytes)

NVM Back-up: EEPROM

The block read only IC_DEVICE_ID command is used to read the type or part number of an IC embedded within a PMBus that is used for the PMBus interface. IC_DEVICE_ID uses 6-byte block format. The first two byte shall be 5449h for TI in ASCII text format. The Third through Fifth byte shall be a direct readable Hex Part Number representing the 6 digit part number. The Sixth byte shall be a Part Number Extension code.

Figure 8-32. IC_DEVICE_ID

47	46	45	44	43	42	41	40
Part Number Extension							
R-0h							
39	38	37	36	35	34	33	32
Part Number Fifth Digit				Part Number Sixth Digit			
R-2h				R-8h			
31	30	29	28	27	26	25	24
Part Number Third Digit				Part Number Fourth Digit			
R-4h				R-Ah			
23	22	21	20	19	18	17	16
Part Number First Digit				Part Number Second Digit			
R-5h				R-4h			
15	14	13	12	11	10	9	8
ASCII for I							
R-49h							
7	6	5	4	3	2	1	0
ASCII for T							
R-54h							

Table 8-41. IC_DEVICE_ID Field Descriptions

Bit	Field	Type	Reset	Description
47-40	Part Number Extension	R	0h	
39-36	Part Number Fifth Digit	R	2h	
35-32	Part Number Sixth Digit	R	8h	
31-28	Part Number Third Digit	R	4h	
27-24	Part Number Fourth Digit	R	Ah	
23-20	Part Number First Digit	R	5h	
19-16	Part Number Second Digit	R	4h	
15-8	ASCII for I	R	49h	
7-0	ASCII for T	R	54h	

8.1.36 IC_DEVICE_REV (Address = AEh)

IC_DEVICE_REV is shown in [Figure 8-33](#) and described in [Table 8-42](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Block Read

Data Format: Unsigned Binary (1 byte)

NVM Back-up: No

The block read-only IC_DEVICE_REV command returns a single byte with the unique Device revision identifier. The DEVICE_REV starts at 0 with the first silicon and is incremented with each subsequent silicon revision. The BYTE_COUNT field in the Block Read command will be 01h (indicating 1 byte will follow).

Figure 8-33. IC_DEVICE_REV

7	6	5	4	3	2	1	0
RESERVED	PS_IC			DEVICE_REVISION			
R-0h	R-0h			R-5h			

Table 8-42. IC_DEVICE_REV Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-4	PS_IC	R	0h	Power stage version.
3-0	DEVICE_REVISION	R	5h	Device Revision.

8.1.37 SYS_CFG_USER1 (Address = D1h)

SYS_CFG_USER1 is shown in [Figure 8-34](#) and described in [Table 8-43](#).

Return to the [Summary Table](#).

Write Transaction: Write Byte

Read Transaction: Read Byte

Data Format: Unsigned Binary (1 byte)

NVM Back-up: EEPROM

Updates: On-the-fly

This command contains miscellaneous bits for system configuration.

Figure 8-34. SYS_CFG_USER1

7	6	5	4	3	2	1	0
RESERVED	FCCM	PMB_LOCK	ADDR_CFG	RESERVED	SEL_LC_H	NRSA_L	EN_FIX_OVF
R-0h	R/W-Xh	R/W-Xh	R/W-Xh	R-0h	R/W-Xh	R/W-Xh	R/W-Xh

Table 8-43. SYS_CFG_USER1 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	FCCM	R/W	X	Forced CCM operation. On reset the value will be determined by NVM. 0h = DCM operation is enabled and automatically entered/exited based on zerocrossing detection of the LFET sensed current. 1h = Forces continuous conduction in the switching converter.
5	PMB_LOCK	R/W	X	This bit controls write access to the PASSKEY command. On reset the value will be determined by NVM. 0h = As defined in the PASSKEY command description. 1h = Writes to PASSKEY are NACKed with ivc.
4	ADDR_CFG	R/W	X	This bit selects the PMBus device address range selected by ADDR pins pinstrap, as below: On reset the value will be determined by NVM. 0h = Top nibble of ADDR is 2h. 1h = Top nibble of ADDR is 3h. This bit takes effect only after writing it, sending a STORE_USER_ALL command and performing a POWER_ON_RESET, or sending the PMBus command RESTORE_USER_ALL.
3	RESERVED	R	0h	Reserved
2	SEL_LC_H	R/W	X	This bit adjusts the control loop response and can help boost phase margin for BOMs with large output LC (LC double pole around 10-15kHz). On reset the value will be determined by NVM. 0h = Default loop response. 1h = Modified loop response.
1	NRSA_L	R/W	X	This bit selects lower values of NRSA when set to 1 and higher values of NRSA when set to 0 for some vboot voltages. Refer to table in VOUT_SCALE_LOOP. On reset the value will be determined by NVM.
0	EN_FIX_OVF	R/W	X	This bit is used to enable the fixed OV fault. On reset the value will be determined by NVM. 0h = Fixed OVF is disabled. 1h = Fixed OVF is enabled.

8.1.38 PASSKEY (Address = D2h)

PASSKEY is shown in [Figure 8-35](#) and described in [Table 8-44](#).

Return to the [Summary Table](#).

Write Transaction: Write Block (1 byte)

Read Transaction: Read Block (3 byte)

Data Format: Unsigned Binary (1 byte)

NVM Back-up: EEPROM

Updates: On-the-fly

Passkey provides a user the ability to lock access to (15h) STORE_USER_ALL and (10h) WRITE_PROTECT with a user programmed 8-bit value. On reads, PASSKEY will return 3 bytes with the upper two bytes mirroring the NVM_CHECKSUM and the lowest byte reflecting the current PASSKEY status. When unlocked, the lowest byte of PASSKEY reads back 00h.

When PASSKEY is unlocked after Power On Reset or RESTORE_USER_ALL:

Non-volatile memory is unlocked. WRITE_PROTECT is unlocked and writeable. STORE_USER_ALL functions normally. A READ on PASSKEY will return 00h. WRITE will update PASSKEY, but the value must be stored to NVM via STORE_USER_ALL to take effect.

When PASSKEY is locked after Power On Reset or RESTORE_USER_ALL:

Non-volatile memory is locked. STORE_USER_ALL and WRITE_PROTECT shall be NACKED as "UNSUPPORTED or INVALID DATA."

A READ on PASSKEY will report a value of:

- 10h if no invalid attempts have been made to unlock PASSKEY
- 11h if One invalid attempt has been made to unlock PASSKEY
- 12h if Two invalid attempts have been made to unlock PASSKEY
- 1Fh if Three or more invalid attempts have been made to unlock PASSKEY.

The invalid access attempt counter will be reset only after a Power On Reset.

After PASSKEY is set, a RESTORE_USER_ALL or WRITE to PASSKEY with incorrect value will increment the counter as outlined above. After 3 incorrect attempts, further WRITE attempts will be ACKed, with no STATUS bits set, but the PASSKEY shall remain locked even if the matching PASSKEY value is written. If the WRITE data matches the PASSKEY and less than three invalid attempts have been made, PASSKEY will now read back the current PASSKEY value, and can be overwritten with a new value (including 00h which will leave the device unlocked). The invalid attempt counter will be reset to 0. STORE_USER_ALL and WRITE_PROTECT will allow write access. A STORE_USER_ALL command must be issued for the new PASSKEY value to take effect.

Figure 8-35. PASSKEY

7	6	5	4	3	2	1	0
PASSKEY							
R/W-XXh							

Table 8-44. PASSKEY Field Descriptions

Bit	Field	Type	Reset	Description
7-0	PASSKEY	R/W	X	See register description above.

8.1.39 COMP (Address = D4h)

COMP is shown in [Figure 8-36](#) and described in [Table 8-45](#).

Return to the [Summary Table](#).

Write Transaction: Write Byte

Read Transaction: Read Byte

Data Format: Unsigned Binary (1 byte)

NVM Back-up: EEPROM

Updates: On-the-fly

This command contains feedback loop compensation settings for the regulated rail.

Figure 8-36. COMP

7	6	5	4	3	2	1	0
RESERVED			OVRD_SUMCOMP_HIGH	OVRD_SUMCOMP_LOW	SEL_SUMCOMP	SEL_RAMP	
R-0h			R/W-Xh	R/W-Xh	R-0h	R/W-Xh	

Table 8-45. COMP Field Descriptions

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4	OVRD_SUMCOMP_HIGH	R/W	X	Setting this bit overrides SEL_SUMCOMP to be high, regardless of DAC target. On reset the value will be determined by NVM.
3	OVRD_SUMCOMP_LOW	R/W	X	Setting this bit overrides SEL_SUMCOMP to be low, regardless of DAC target. This bit has priority over the OVRD_SUMCOMP_HIGH bit. If both bits are set, SEL_SUMCOMP will be 0. On reset the value will be determined by NVM.
2	SEL_SUMCOMP	R	0h	Reports if internal DAC reference target is greater than or equal to 750mV (DAC target is only updated during disable).
1-0	SEL_RAMP	R/W	X	These bits determine the ramp amplitude/slope. On reset the value will be determined by NVM.

Table 8-46. COMP Enumeration List

Ramp	SEL_RAMP (b)	Relative Effective Ramp Amplitude	
		SEL_SUMCOMP = 0b	SEL_SUMCOMP = 1b
RAMP1	00	2.1×	3.3×
RAMP2	01	1.6×	2.4×
RAMP3	10	1.4×	2.0×
RAMP4	11	1×	1.5×

8.1.40 VBOOT (Address = D5h)

VBOOT is shown in [Figure 8-37](#) and described in [Table 8-47](#).

Return to the [Summary Table](#).

Write Transaction: Write Byte

Read Transaction: Read Byte

Data Format: Unsigned Binary (1 byte)

NVM Back-up: EEPROM

Updates: On power cycle

This command contains bits for setting the boot-up voltage VBOOT.

Figure 8-37. VBOOT

7	6	5	4	3	2	1	0
RESERVED				VBOOT			
R-0h				R/W-Xh			

Table 8-47. VBOOT Field Descriptions

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4-0	VBOOT	R/W	X	These bits contains VBOOT setting that is used for the the VREF DAC target code for soft-start purposes (as against directly specifying the initial VOUT voltage). The user must choose the appropriate VOUT_SCALE_LOOP to achieve the desired output voltage VOUT. On reset the value will be determined by NVM.

Table 8-48. VBOOT Enumeration List

VBOOT [4:0] (dec)	VOUT_SCALE_LOOP (V/V)		V _{OUT} (V)
	NRSA_L = 0b	NRSA_L = 1b	
0	1	1	0.4
1	1	1	0.45
2	1	1	0.5
3	1	1	0.55
4	1	1	0.6
5	1	1	0.65
6	1	1	0.7
7	1	1	0.75
8	1	1	0.8
9	0.5	1	0.85
10	0.5	1	0.9
11	0.5	0.5	0.95
12	0.5	0.5	1.0
13	0.5	0.5	1.05
14	0.5	0.5	1.1
15	0.5	0.5	1.15
16	0.5	0.5	1.2
17	0.5	0.5	1.25

Table 8-48. VBOOT Enumeration List (continued)

VBOOT [4:0] (dec)	VOUT_SCALE_LOOP (V/V)		V _{OUT} (V)
	NRSA_L = 0b	NRSA_L = 1b	
18	0.5	0.5	1.3
19	0.5	0.5	1.5
20	0.5	0.5	1.6
21	0.25	0.5	1.7
22	0.25	0.5	1.8
23	0.25	0.25	2
24	0.25	0.25	2.25
25	0.25	0.25	2.5
26	0.25	0.25	2.75
27	0.25	0.25	3.0
28	0.125	0.25	3.3
29	0.125	0.25	3.6
30	0.125	0.125	4.5
31	0.125	0.125	5.0

8.1.41 NVM_CHECKSUM (Address = D9h)

NVM_CHECKSUM is shown in [Figure 8-38](#) and described in [Table 8-49](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Word

Data Format: Unsigned Binary (2 bytes)

NVM Back-up: No

Updates: On power cycle or RESTORE_USER_ALL

This command contains CRC value from reading contents of the non-volatile memory (NVM). The value of the checksum will be calculated as CRC-16 (polynomial 8005h). The checksum will be calculated in 8 parallel slices. Any padding needed to make the last word of the input 8 bits will be 0s. The checksum value will be stored in NVM to ensure the integrity of the STORE function. Any corrupted data that happens during a STORE operation will be detected on RESTORE when the user compares the calculated NVM_CHECKSUM with a known good value that is expected.

Figure 8-38. NVM_CHECKSUM

15	14	13	12	11	10	9	8
NVM_CHECKSUM							
R-XXXXh							
7	6	5	4	3	2	1	0
NVM_CHECKSUM							
R-XXXXh							

Table 8-49. NVM_CHECKSUM Field Descriptions

Bit	Field	Type	Reset	Description
15-0	NVM_CHECKSUM	R	X	Responds with the Check Sum results of the last stored NVM. The 32-bit (0Eh) PASSKEY NVM bits are excluded from the NVM_CHECKSUM determination to prevent a malicious actor from reading the device configuration and repeatedly setting PASSKEY values in an attempt to discover the PASSKEY value.

8.1.42 FUSION_ID0 (Address = FCh)

FUSION_ID0 is shown in [Figure 8-39](#) and described in [Table 8-50](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Read Word

Data Format: Unsigned Binary (2 bytes)

NVM Back-up: No

FUSION_ID0 provides a platform level Identification code to be used by Texas Instruments Digital Power Designer for identifying a TI device.

Writes to this command will be accepted, but ignored otherwise (the readback value of this command does not change following a write attempt). This command is writeable for some TI devices, so to maintain crosscompatibility, the device accepts write transactions to this command as well. No STATUS_CML bits are set as a result of the receipt of a write attempt to this command.

Figure 8-39. FUSION_ID0

15	14	13	12	11	10	9	8
FUSION_ID0							
R-2C0h							
7	6	5	4	3	2	1	0
FUSION_ID0							
R-2C0h							

Table 8-50. FUSION_ID0 Field Descriptions

Bit	Field	Type	Reset	Description
15-0	FUSION_ID0	R	2C0h	Hard Coded to 02C0h.

8.1.43 FUSION_ID1 (Address = FDh)

FUSION_ID1 is shown in [Table 8-51](#).

Return to the [Summary Table](#).

Write Transaction: N/A

Read Transaction: Block Read

Data Format: Unsigned Binary (6 bytes)

NVM Back-up: No

FUSION_ID1 provides a platform level Identification code to be used by Texas Instruments Digital Power Designer for identifying a TI device.

Writes to this command will be accepted, but ignored otherwise (the readback value of this command does not change following a write attempt). This command is writeable for some TI devices, so to maintain crosscompatibility, the device accepts write transactions to this command as well. No STATUS_CML bits are set as a result of the receipt of a write attempt to this command.

Table 8-51. FUSION_ID1 Field Descriptions

Bit	Field	Type	Reset	Description
3-0	FUSION_ID1	R	4h	Hard coded to 5h. Hard coded to Ch. Hard coded to Fh. Hard coded to 4h. Hard coded to Bh. Hard coded to 3h. Hard coded to 9h.

Note

9.1 Application Information

9.2 Typical Application

Product Folder Links: [TPS544A28](#)

9.2.1 Design Requirements

This design uses the parameters listed in the following table.

Table 9-1. Design Example Specifications

SPECIFICATION	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN} voltage range		8	12	16	V
Input current	V _{IN} = 8V, I _{OUT} = 12A		5.55		A
V _{IN} start voltage	Set by EN pin resistor divider		3.84		V
Output voltage setpoint	V _{OUT} = 3.3V set by MS2 pin selection.		3.3		V
Output current range	V _{IN} = 8V to 16V	0		12	A
Load transient response	I _{OUT} = 0A to 10A	Voltage change		–99	mV
	I _{OUT} = 10A to 0A	Voltage change		99	mV
Output ripple voltage	I _{OUT} = 12A		16		mVPP
Soft-start time	From start of switching to V _{OUT} = 3.3V, t _{SS} = 1ms setting	0.8	1	1.2	ms
Current limit	OCP = 13A setting by MS1 pin selection	11.5	13	14.5	A
Switching frequency (f _{SW})	f _{SW} = 800kHz setting by MS1 pin selection		800		kHz
IC case temperature	I _{OUT} = 12A, 15-minute soak		52.7		°C

9.2.2 Detailed Design Procedure

The external component selection is a simple process using D-CAP4 mode. Select the external components using the following steps.

9.2.2.1 Output Voltage Setting Point

The MS2 pin selects the device output voltage configuration as well as FCCM or PFM operation based on [Table 7-4](#). For this design, use the internal FB configuration option.

If an output voltage other than those is available in [Table 7-4](#) is needed, the external feedback configuration allows the output voltage to be programmed by a voltage-divider resistors, R1 and R2. Connect R1 between the VOS/FB pin and the output, and connect R2 between the VOS/FB pin and GOS. The recommended R2 value is 10kΩ, but the value can also be set to another value between the range of 1kΩ to 20kΩ. Use [Equation 6](#) to determine R1.

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) \quad (6)$$

9.2.2.2 Choose the Switching Frequency

For this design, use the internal feedback mode, and the switching frequency is configured by tying the MS1 pin to a pin-strap resistor, GND, or VCC. See also [Table 7-3](#).

Switching frequency selection is a tradeoff between higher efficiency and smaller system design size. Lower switching frequency yields higher overall efficiency but relatively bigger external components. Higher switching frequencies cause additional switching losses which impact efficiency and thermal performance. For this design, connect MS1 pin to VCC to set the switching frequency to 800kHz

When selecting the switching frequency of a buck converter, the minimum on-time and minimum off-time must be considered. [Equation 7](#) calculates the maximum f_{SW} before being limited by the minimum on-time. When hitting the minimum on-time limits of a converter with D-CAP4 control, the effective switching frequency changes to keep the output voltage regulated. This calculation ignores resistive drops in the converter to give a worst case estimation.

$$f_{SW(max)} = \frac{V_{OUT}}{V_{IN(max)}} \times \frac{1}{t_{ON_MIN}} = \frac{3.3V}{16V} \times \frac{1}{25ns} = 8250kHz \quad (7)$$

Equation 8 calculates the maximum f_{SW} before being limited by the minimum off-time. When hitting the minimum off-time limits of a converter with D-CAP4 control, the operating duty cycle maxes out and the output voltage begins to drop with the input voltage. This equation requires the DC resistance of the inductor, R_{DCR} , selected in the following step so this preliminary calculation assumes a resistance of 1.4mΩ. If operating near the maximum f_{SW} limited by the minimum off-time, the variation in resistance across temperature must be considered when using Equation 9. The selected f_{SW} of 800kHz is below the two calculated maximum values.

$$f_{SW(max)} = \frac{V_{IN(min)} - V_{OUT} - I_{OUT(max)} \times (R_{DCR} + R_{DS(ON)_{HS}})}{t_{OFF_MIN(max)} \times (V_{IN(min)} - I_{OUT(max)} \times (R_{DS(ON)_{HS}} - R_{DS(ON)_{LS}}))} \quad (8)$$

$$f_{SW(max)} = \frac{8\text{ V} - 3.3\text{ V} - 12\text{ A} \times (1.4\text{ m}\Omega + 8.9\text{ m}\Omega)}{150\text{ ns} \times (8\text{ V} - 12\text{ A} \times (8.9\text{ m}\Omega - 3.3\text{ m}\Omega))} = 3846\text{ kHz} \quad (9)$$

9.2.2.3 Choose the Inductor

To calculate the value of the output inductor (L_{OUT}), use Equation 10. The output capacitor filters the inductor-ripple current ($I_{IND(ripple)}$). Therefore, selecting a high inductor-ripple current impacts the selection of the output capacitor because the output capacitor must have a ripple-current rating equal to or greater than the inductor-ripple current. Larger ripple current increases output ripple voltage, but improves signal-to-noise ratio and helps to stabilize operation. Generally speaking, the inductance value must set the ripple current at approximately 15% to 40% of the maximum output current for a balanced performance.

For this design, the inductor-ripple current is set to 30% of 12A output current. With a 800kHz switching frequency, 16V as maximum V_{IN} , and 3.3V as the output voltage, Based on these parameters, Equation 10 calculates an inductance of 0.91μH. A nearest standard value of 0.91μH is chosen.

$$L = \frac{(V_{IN(max)} - V_{OUT}) \times V_{OUT}}{I_{RIPPLE} \times V_{IN(max)} \times f_{SW}} = \frac{(16\text{ V} - 3.3\text{ V}) \times 3.3\text{ V}}{0.3 \times 12\text{ A} \times 16\text{ V} \times 800\text{ kHz}} = 0.91\text{ }\mu\text{H} \quad (10)$$

The inductor requires a low DCR to achieve good efficiency. The inductor also requires enough room above peak inductor current before saturation. Use Equation 11 to estimate the inductor current ripple. For this design, by tying the CFG1 pin to VCC, $I_{OC(valley)}$ is set to 13A, thus peak inductor current under maximum V_{IN} is calculated as 13.8A with Equation 12.

$$I_{RIPPLE} = \frac{(V_{IN(max)} - V_{OUT}) \times V_{OUT}}{L \times V_{IN(max)} \times f_{SW}} = \frac{(16\text{ V} - 3.3\text{ V}) \times 3.3\text{ V}}{0.91\text{ }\mu\text{H} \times 16\text{ V} \times 800\text{ kHz}} = 3.6\text{ A} \quad (11)$$

$$I_{L(PEAK)} = I_{OUT} + \frac{I_{RIPPLE}}{2} = 12\text{ A} + \frac{3.6\text{ A}}{2} = 13.8\text{ A} \quad (12)$$

$$I_{L(RMS)} = \sqrt{I_{OUT}^2 + \frac{I_{RIPPLE}^2}{12}} = \sqrt{12\text{ A}^2 + \frac{3.6\text{ A}^2}{12}} = 12.04\text{ A} \quad (13)$$

9.2.2.4 Choose the Output Capacitor

There are three considerations for selecting the value of the output capacitor:

1. Stability
2. Steady state output voltage ripple
3. Regulator transient response to a change load current

First, calculate the minimum output capacitance based on these three requirements. Equation 14 calculates the minimum capacitance to keep the LC double pole below the $f_{P(MAX)}$ in Table 7-2 to meet stability requirements. To calculate the $f_{P(MAX)}$, locate the correct K_{f_LC} in Table 7-2. By default, this part comes pre-programmed with RAMP3 and SEL_SUMCOMP = 0 as it's compensation settings. In this example, $K_{f_LC} = 9.6$ and $V_{REF_DAC} = V_{OUT_COMMAND} \times V_{OSL} = 3.3\text{ V} \times 0.125\text{ V/V} = 0.4125\text{ V}$. After you determine the correct K_{f_LC} and V_{REF_DAC} , plug both values into Equation 2. For this example application, $f_{P(MAX)} = 14.947\text{ kHz}$. Plug the calculated $f_{P(MAX)}$ into Equation 14 to determine your minimum required C_{out} for stability. Equation 15 calculates the minimum capacitance to meet the steady state output voltage ripple requirement of 16mV. These calculations are for CCM

operation and does not include the portion of the output voltage ripple caused by the ESR or ESL of the output capacitors.

$$C_{OUT_STABILITY} > \left(\frac{1}{2\pi \times f_{P(MAX)}} \right)^2 \times \frac{1}{L_{OUT}} = \left(\frac{1}{2\pi \times 14.947\text{kHz}} \right)^2 \times \frac{1}{0.55\mu\text{H}} = 207\mu\text{F} \quad (14)$$

$$C_{OUT_RIPPLE} > \frac{I_{RIPPLE}}{8 \times V_{RIPPLE} \times f_{SW}} = \frac{5.95\text{A}}{8 \times 16\text{mV} \times 800\text{kHz}} = 58.1\mu\text{F} \quad (15)$$

Equation 17 and Equation 18 calculate the minimum capacitance to meet the transient response requirement of 99mV with a 10A step. These equations calculate the necessary output capacitance to hold the output voltage steady while the inductor current ramps up or ramps down after a load step.

$$C_{OUT_UNDERSHOOT} > \frac{L \times I_{STEP}^2 \times \left(\frac{V_{OUT}}{V_{IN(min)} \times f_{SW}} + t_{OFF_MIN(max)} \right)}{2 \times V_{TRANS} \times V_{OUT} \times \left(\frac{V_{IN(min)} - V_{OUT}}{V_{IN(min)} \times f_{SW}} - t_{OFF_MIN(max)} \right)} \quad (16)$$

$$C_{OUT_UNDERSHOOT} > \frac{0.55\mu\text{H} \times 10\text{A}^2 \times \left(\frac{3.3\text{V}}{8\text{V} \times 800\text{kHz}} + 150\text{ns} \right)}{2 \times 99\text{mV} \times 3.3\text{V} \times \left(\frac{8\text{V} - 3.3\text{V}}{8\text{V} \times 800\text{kHz}} - 150\text{ns} \right)} = 95.9\mu\text{F} \quad (17)$$

$$C_{OUT_OVERSHOOT} > \frac{L \times I_{STEP}^2}{2 \times V_{TRANS} \times V_{OUT}} = \frac{0.55\mu\text{H} \times 10\text{A}^2}{2 \times 99\text{mV} \times 3.3\text{V}} = 84.2\mu\text{F} \quad (18)$$

The output capacitance needed to meet the overshoot requirement is the highest value, so this sets the required minimum output capacitance for this example. Stability requirements can also limit the maximum output capacitance. Equation 19 calculates the recommended maximum output capacitance. This calculation keeps the LC double pole above 1/100th the f_{SW} .

$$C_{OUT_STABILITY} < \left(\frac{50}{\pi \times f_{SW}} \right)^2 \times \frac{1}{L} = \left(\frac{50}{\pi \times 800\text{kHz}} \right)^2 \times \frac{1}{0.55\mu\text{H}} = 720\mu\text{F} \quad (19)$$

Using more output capacitance is possible, but the stability must be checked through a bode plot or transient response measurement. The selected output capacitance is $6 \times 47\mu\text{F}$, 10V ceramic capacitors. When using ceramic capacitors, the capacitance must be derated due to DC and AC bias effects. The selected capacitors derate to 75% the nominal value giving an effective total capacitance of $211\mu\text{F}$. This effective capacitance meets the minimum and maximum requirements.

This application uses all ceramic capacitors so the effects of ESR on the ripple and transient are ignored. If using non ceramic capacitors, as a starting point, the ESR must be below the values calculated in Equation 20 to meet the ripple requirement and Equation 21 to meet the transient requirement. For more accurate calculations or if using mixed output capacitors, the impedance of the output capacitors must be used to determine if the ripple and transient requirements can be met.

$$R_{ESR_RIPPLE} < \frac{V_{RIPPLE}}{I_{RIPPLE}} = \frac{26\text{mV}}{5.95\text{A}} = 4.4\text{m}\Omega \quad (20)$$

$$R_{ESR_TRANS} < \frac{V_{TRANS}}{I_{STEP}} = \frac{99\text{mV}}{10\text{A}} = 9.9\text{m}\Omega \quad (21)$$

9.2.2.5 Choose the Input Capacitors (C_{IN})

The device requires input bypass capacitors between both pairs of VIN and PGND pins to bypass the power-stage. The bypass capacitors must be placed as close as possible to the pins of the IC as the layout allows. At least $20\mu\text{F}$ nominal of ceramic capacitance and two high frequency ceramic bypass capacitors are required. A $0.1\mu\text{F}$ to $1\mu\text{F}$ capacitor must be placed as close as possible to both VIN pins 4 and 12 on the same side of the board of the device to provide the required high frequency bypass, to reduce the high frequency

overshoot and undershoot on across the power-stage on the VIN and SW pins. TI recommends at least 1µF of bypass capacitance as close as possible to each VIN pin to minimize the input voltage ripple. The ceramic capacitors must be a high-quality dielectric of X6S or better for the high capacitance-to-volume ratio and stable characteristics across temperature. In addition to this requirement, more bulk capacitance can be needed on the input depending on the application to minimize variations on the input voltage during transient conditions.

Use Equation 22 to calculate the input capacitance required to meet a specific input ripple target. A recommended target input voltage ripple is 5% the minimum input voltage, 400mV in this example. The calculated input capacitance is 9.1µF. This example meets these two requirements with 2 × 10µF ceramic capacitors.

$$C_{IN} > \frac{V_{OUT} \times I_{OUT} \times \left(1 - \frac{V_{OUT}}{V_{IN(min)}}\right)}{f_{SW} \times V_{IN(min)} \times V_{IN_RIPPLE}} = \frac{3.3V \times 12A \times \left(1 - \frac{3.3V}{8V}\right)}{800 \text{ kHz} \times 8V \times 400mV} = 9.1\mu F \quad (22)$$

The capacitor must also have an RMS current rating greater than the maximum input RMS current in the application. Use Equation 24 to calculate the input RMS current the input capacitors must support. The result is 5.9A in this example. The ceramic input capacitors have a current rating greater than this value.

$$I_{CIN(RMS)} = \sqrt{\frac{V_{OUT}}{V_{IN(min)}} \times \left(\frac{(V_{IN(min)} - V_{OUT})}{V_{IN(min)}} \times I_{OUT}^2 + \frac{I_{RIPPLE}^2}{12} \right)} \quad (23)$$

$$I_{CIN(RMS)} = \sqrt{\frac{3.3V}{8V} \times \left(\frac{(8V - 3.3V)}{8V} \times 12^2 + \frac{3.6^2}{12} \right)} = 5.9A \quad (24)$$

For applications requiring bulk capacitance on the input, such as ones with low input voltage and high current, TI recommends the selection process in [How to select input capacitors for a buck converter analog design journal](#).

9.2.2.6 VCC Bypass Capacitor

At a minimum, a 1.0µF, at least 6.3V rating, X5R ceramic bypass capacitor is needed on VCC pin located as close to the pin as the layout allows. Use the smallest sized capacitor possible, such as an 0402 package, to minimize the loop from the VCC pin to the PGND pin.

9.2.2.7 BOOT Capacitor

At a minimum, a 0.1µF, 10V, X5R ceramic bypass capacitor is needed between the BOOT and SW pins located as close to the pin as the layout allows.


9.2.2.8 PG Pullup Resistor

The PG pin is open-drain, so a pullup resistor is required when using this pin. The recommended value is between 1kΩ and 100kΩ.

9.2.2.9 Choose the PMBus® Address and Fault Recovery Mode


A resistor between the ADR pin and AGND sets the preconfigured PMBus address and Fault Recovery Mode in the memory map. Refer to [Table 7-5](#) for the list of PMBus addresses and Fault Recovery Modes selectable by an external resistor. In this application, shorting the pin to AGND using a 0Ω resistor selects a PMBus address of 21h and the Hiccup Fault Recovery Mode.

9.2.3 Application Curves




$L = 0.55\mu\text{H}$ $V_{\text{OUT}} = 3.3\text{V}$ $C_{\text{OUT}} = 6 \times 47\mu\text{F}$
 $V_{\text{IN}} = 12\text{V}$

Figure 9-2. Efficiency - FCCM




$L = 0.55\mu\text{H}$ $V_{\text{OUT}} = 3.3\text{V}$ $C_{\text{OUT}} = 6 \times 47\mu\text{F}$
 $V_{\text{IN}} = 12\text{V}$

Figure 9-3. Efficiency - PFM Mode




$L = 0.55\mu\text{H}$ $V_{\text{OUT}} = 1\text{V}$ $C_{\text{OUT}} = 6 \times 47\mu\text{F}$
 $V_{\text{CC}} = \text{INT BIAS}$

Figure 9-4. Efficiency - FCCM




$L = 0.55\mu\text{H}$ $V_{\text{OUT}} = 1\text{V}$ $C_{\text{OUT}} = 6 \times 47\mu\text{F}$
 $V_{\text{CC}} = 3.3\text{V EXT}$

Figure 9-5. Efficiency - FCCM




$L = 0.55\mu\text{H}$ $V_{\text{OUT}} = 3.3\text{V}$ $C_{\text{OUT}} = 6 \times 47\mu\text{F}$
 $V_{\text{IN}} = 12\text{V}$

Figure 9-6. Load Regulation - FCCM




$L = 0.55\mu\text{H}$ $V_{\text{OUT}} = 3.3\text{V}$ $C_{\text{OUT}} = 6 \times 47\mu\text{F}$

Figure 9-7. Line Regulation




$L = 0.55\mu\text{H}$ $I_{\text{OUT}} = 0\text{A to } 10\text{A at } 1\text{A}/\mu\text{s}$ $C_{\text{OUT}} = 6 \times 47\mu\text{F}$
 $V_{\text{OUT}} = 3.3\text{V}$ $\text{CH1} = 50\text{mV/div}$

Figure 9-8. Load Transient




$I_{\text{OUT}} = 10\text{A}$

Figure 9-9. Frequency Response



$L = 0.55\mu\text{H}$ $I_{\text{OUT}} = 10\text{mA}$ $C_{\text{OUT}} = 6 \times 47\mu\text{F}$
 $V_{\text{OUT}} = 3.3\text{V}$

Figure 9-10. Output Voltage Ripple - PFM Mode



$L = 0.55\mu\text{H}$ $I_{\text{OUT}} = 10\text{A}$ $C_{\text{OUT}} = 6 \times 47\mu\text{F}$
 $V_{\text{OUT}} = 3.3\text{V}$

Figure 9-11. Output Voltage Ripple - FCCM Mode




Figure 9-12. Start-Up With EN




Figure 9-13. Shutdown With EN

9.3 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 4V and 16V. Both input supplies (VIN and VCC bias) must be well regulated. Proper bypassing of input supplies (VIN and VCC bias) is also critical for noise performance, as are PCB layout and grounding scheme. See the recommendations in [Layout](#).

9.4 Layout

9.4.1 Layout Guidelines

Before beginning a design using the device, consider the following:

- Make VIN, PGND, and SW traces as wide as possible to reduce trace impedance and improve heat dissipation.
- Place the power components (including input and output capacitors, the inductor, and the IC) on the top side of the PCB. To shield and isolate the small signal traces from noisy power lines, insert at least one solid ground inner plane.
- Placement of the VIN decoupling capacitors are important for the power MOSFET robustness. A 1 μ F/25V/0402 ceramic high-frequency bypass capacitor on each VIN pin (pins 4 and 12) is required, connected to the adjacent PGND pins (pins 5 and 11 respectively). Place the remaining ceramic input capacitance next to these high frequency bypass capacitors. The remaining input capacitance can be placed on the other side of the board, but use as many vias as possible to minimize impedance between the capacitors and the pins of the IC.
- Place as many vias as possible below and near the PGND pins. This action minimizes parasitic impedance and also lowers thermal resistance.
- Use vias near both VIN pins and provide a low impedance connection between them through an internal layer. A via can also be placed below each of the VIN pins.
- Place the VCC decoupling capacitor as close as possible to the device, with a short return to PGND (pin 5). Make sure the VCC decoupling loop is small and use traces with a width of 12 mil or wider to route the connection.
- Place the BOOT capacitor as close as possible to the BOOT and SW pins. Use traces with a width of 12 mil or wider to route the connection.
- The PCB trace, which connects the SW pin and high-voltage side of the inductor, is defined as switch node. The switch node must be as short and wide as possible.
- If using external feedback, always place the feedback resistors near the device to minimize the FB trace distance, no matter single-end sensing or remote sensing.
 - For remote sensing, the connections from the FB voltage divider resistors to the remote location must be a differential pair of PCB traces, and must implement Kelvin sensing across a bypass capacitor of 0.1 μ F or higher. The ground connection of the remote sensing signal must be connected to GOS pin. The V_{OUT} connection of the remote sensing signal must be connected to the feedback resistor divider with the bottom feedback resistor terminated to the GOS pin. To maintain stable output voltage and minimize the ripple, the pair of remote sensing lines must stay away from any noise sources such as inductor and SW nodes, or high frequency clock lines. TI recommends to shield the pair of remote sensing lines with ground planes above and below.
 - For single-end sensing, connect the top feedback resistor between the FB pin and the output voltage to a high-frequency local output bypass capacitor of 0.1 μ F or higher, and short GOS to AGND with a short trace.
- Connect the AGND pin (pin 19) to the PGND pins (pins 5 and 11) beneath the device.
- Avoid routing the PG signal and any other noisy signals in the application near noise sensitive signals, such as VOS/FB and GOS to limit coupling.
- See [Layout Example](#) for the layout recommendation.

9.4.2 Layout Example




Figure 9-14. Layout Recommendation

For a more detailed layout example, please reference the [TPS544B28 Step-Down Converter Evaluation Module EVM user's guide](#).

9.4.3 Thermal Performance On TI EVM

Test conditions: $f_{SW} = 800\text{kHz}$, $V_{IN} = 12\text{V}$, $V_{CC} = \text{Int LDO}$, $V_{OUT} = 3.3\text{V}$, $I_{OUT} = 12\text{A}$, Inductor $L_{OUT} = 0.55\mu\text{H}$ (1.42m Ω typical), $C_{OUT} = 6 \times 22\mu\text{F}$ (1206/6.3V/X7R), no R_{BOOT} , no RC Snubber




Figure 9-15. Thermal Image at 27°C Ambient

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

- Texas Instruments, [Optimizing Transient Response of Internally Compensated DC-DC Converters with Feedforward Capacitor](#) application note
- Texas Instruments, [Non-isolated Point-of-load Solutions for VR13.HC in Rack Server and Datacenter Applications](#) application note
- Texas Instruments, [TPS548B23 Step-Down Converter Evaluation Module EVM user's guide](#)
- Texas Instruments, [How to select input capacitors for a buck converter analog design](#) journal

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

PMBus® is a registered trademark of System Management Interface Forum, Inc..

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

DATE	REVISION	NOTES
July 2026	*	Initial Release

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS544A28RBHR	Active	Production	WQFN-HR (RBH) 19	5000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	T4A28R
TPS544A28VANR	Active	Production	WQFN-HR (VAN) 19	5000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	T4A28V

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS544A28RBHR	WQFN-HR	RBH	19	5000	330.0	12.4	3.3	3.8	1.2	8.0	12.0	Q1
TPS544A28VANR	WQFN-HR	VAN	19	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS544A28RBHR	WQFN-HR	RBH	19	5000	360.0	360.0	36.0
TPS544A28VANR	WQFN-HR	VAN	19	5000	360.0	360.0	36.0



WQFN-HR - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4230372/B 04/2025

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


VAN0019A

WQFN-HR - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



4230372/B 04/2025

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).

EXAMPLE STENCIL DESIGN

VAN0019A

WQFN-HR - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD





SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE: 25X

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 PADS 4, 5, 11 & 12: 84%
 PAD 8: 89%

4230372/B 04/2025

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

RBH0019A


WQFN-HR - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE: 25X



SOLDER MASK DETAILS

4230457/B 03/2024

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).

EXAMPLE STENCIL DESIGN

RBH0019A

WQFN-HR - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL
SCALE: 25X

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
PADS 4, 5, 11 & 12: 84%
PAD 8: 89%

4230457/B 03/2024

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025