





Support & training



TPS61289 SLVSGT4A – DECEMBER 2023 – REVISED JANUARY 2024

TPS61289 23V_{LOW} , 25V_{HIGH}, 20A Bidirectional BUCK/BOOST Converter

1 Features

- VLOW voltage range: 0.5V to 23V
 - The minimum VLOW voltage is determined by the VLOW/VHIGH ratio and frequency
- VHIGH voltage range: 4.5V to 25V
- Pin selectable bidirectional buck or boost mode
- Buck/boost forced PWM mode operation
- High efficiency and power capability
 - Programmable current limit: 5A to 20A
 - Integrated 8.5m Ω high-side MOSFET
- Switching frequency
 - $-F_{SW}$ 250kHz when VLOW > 1.7V
 - F_{SW} down to 100kHz when VLOW < 1.5V
 - F_{SW} down to 50kHz when VLOW < 0.5V
 - 200mV hysteresis prevents frequency jitter
- Synchronization capability to external clock
- Rich protection
 - VHIGH overvoltage protection at 27V
 - VHIGH undervoltage protection at 3.1V
 - VCC undervoltage protection at 2.15V
 - Precise EN/UVLO threshold
 - Cycle-by-cycle overcurrent protection
 - Thermal shutdown
- 2.5mm × 3.0mm VQFN 14 HotRod[™] Lite package

2 Applications

- Battery Testing System (BTS)
- Super-cap or battery backup power converter
- USB Type-C[®] power delivery

3 Description

The **TPS61289** is bidirectional а buck/boost synchronous converter that integrates the high-side synchronous rectifier MOSFET and uses an external low side MOSFET. The TPS61289 can be configured as a buck or boost converter using the MODE pin. The TPS61289 can support 20A switching current and the VHIGH voltage supports up to 25V. The minimum VLOW voltage is determined by the VLOW/VHIGH ratio and frequency, for example, the VLOW voltage can support as low as 0.5V at the VHIGH = 15V condition. The device provides an excellent balance of efficiency, thermal dissipation and solution size for high power bidirectional conversion.

The TPS61289 offers adjustable switching current limit function. In addition, the device provides VHIGH overvoltage and undervoltage protection, cycle-by-cycle overcurrent protection, and thermal shutdown protection.

The TPS61289 offers a very small solution size with 2.5mm x 3.0mm VQFN HotRod^M Lite package with minimal external components.

Package Information

	V	
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TPS61289	VQFN (14)	2.5mm × 3.0mm

(1) For more information, see Section 10.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application Circuit



Table of Contents

1 Features	1 1
3 Description	1
4 Pin Configuration and Functions	3
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	4
5.4 Thermal Information	4
5.5 Electrical Characteristics	5
5.6 Typical Characteristics	7
6 Detailed Description	8
6.1 Overview	8
6.2 Functional Block Diagram	8
6.3 Feature Description.	9

7 Application and Implementation	. 12
7.1 Application Information	. 12
7.2 Typical Application	. 12
7.3 Power Supply Recommendations	.17
7.4 Layout	. 17
8 Device and Documentation Support	.19
8.1 Documentation Support	. 19
8.2 Receiving Notification of Documentation Updates	.19
8.3 Support Resources	. 19
8.4 Trademarks	.19
8.5 Electrostatic Discharge Caution	.19
8.6 Glossary	.19
9 Revision History	. 19
10 Mechanical, Packaging, and Orderable	
Information	. 20



4 Pin Configuration and Functions



Figure 4-1. 14-Pin RZP VQFN Package (Top View)

PIN			DESCRIPTION		
NAME	NUMBER		DESCRIPTION		
ILIM	1	I	Programmable switching peak/valley current limit. An external resistor must be connected between this pin and the AGND pin.		
FB	2	I	For bidirectional operation, connect to the center tap of a resistor divider to make the VFB = 0.7V to 0.8V.		
COMP	3	I	External loop compensation signal input pin.		
MODE	4	I	Mode selection pin, this pin must not be floating. MODE = logic high, buck mode. MODE = logic low, boost mode.		
VHIGH	5	Р	High voltage side pin.		
SW	6	Р	The switching node pin. This pin is connected to the drain of the external low-side MOSFET and the source of the internal high-side MOSFET.		
воот	7	0	Power supply for the high-side MOSFET gate driver. A ceramic capacitor of 0.1μ F to 1.0μ F and a 5.6V Zener diode must be connected between this pin and the SW pin.		
PGND	8	G	Power ground of external low side MOSFET. Source of external low side MOSFET must be connected to this pin.		
DRV	9	0	Gate driver output for external low-side MOSFET.		
M/SYNC	10	I	When the M/SYNC pin is short to ground or floating, the device works with internal configured switching frequency. When a valid clock signal is applied to this pin, the switching frequency of the device is forced to the external clock.		
VCC	11	0	Output of the internal regulator. A ceramic capacitor of more than $1.0\mu F$ is required between this pin and AGND.		
VLOW	12	Р	Low voltage side pin.		
EN/UVLO	13	I	Enable logic input and programmable input voltage undervoltage lockout (UVLO) input. Logic high level enables the device. Logic low level disables the device and puts the device into shutdown mode. The converter start-up and shutdown levels can be programmed by connecting this pin to the supply voltage through a resistor divider. This pin must not be left floating and must be terminated.		
AGND	14	G	Analog signal ground.		

Table 4-1. Pin Functions

(1) I = Input, O = Output, G = Ground, P = Power.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	VLOW, EN/UVLO	-0.3	30	V
Voltage	SW, VHIGH	-0.3	32	V
Voltage	BOOT	SW-0.3	SW+6	V
Voltage	M/SYNC, MODE, VCC, COMP, FB, DRV, ILIM	-0.3	7	V
TJ	Operating Junction Temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V	
v (ESD)		Charged device model (CDM), per JEDEC specification JS-002, all pins ⁽²⁾	±500	V

(1) HBM: JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process

(2) CDM: JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process

5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{LOW}	V _{LOW} voltage range			23	V
V _{HIGH}	V _{VHIGH} voltage range	4.5		25	V
L	Effective inductance range		3.3		μH
TJ	Operating junction temperature	-40		125	°C

5.4 Thermal Information

		TPS61289	
	THERMAL METRIC ⁽¹⁾	RZP (VQFN) - 14 PINS	UNIT
		Standard	
R _{θJA}	Junction-to-ambient thermal resistance	64.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	41.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	18.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	18.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application note.



5.5 Electrical Characteristics

 $T_J = -40^{\circ}$ C to 125°C, $V_{LOW} = 3.6$ V and $V_{HIGH} = 18$ V. Typical values are at $T_J = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
POWER SUPP	POWER SUPPLY							
V _{LOW}	V _{LOW} voltage range				23	V		
V _{VHIGH}	V _{HIGH} voltage range		4.5		25	V		
V _{HIGH_UVLO}	Under voltage lockout threshold	V _{HIGH_UVLO} rising	3.2	3.4	3.6	V		
V _{HIGH_UVLO}	Under voltage lockout threshold	V _{HIGH_UVLO} falling	2.9	3.1	3.3	V		
V _{CC}	Internal regulator output	I _{VCC} = 15mA		5.1		V		
V _{CC_UVLO}	VCC UVLO threshold	VCC rising		2.3		V		
V _{CC_UVLO}	VCC UVLO threshold	VCC falling		2.15		V		
V _{CC_HYS}	VCC UVLO hysteresis	VCC hysteresis		0.15		V		
I _{SD_VLOW}	Shutdown current into VLOW pin	IC disabled, V_{LOW} = SW = 2.3V to 23V, T_{J} up to 85°C		1.5	6	μA		
I _{SD_SW}	Shutdown current into SW pin	IC disabled, V_{LOW} = SW = 2.3V to 23V, T_{J} up to 85°C		0.2	4	μA		
I _{FB_LKG}	Leakage current into FB pin				50	nA		
LOGIC INTER	FACE							
V _{EN_H}	EN high-level voltage threshold	VCC = 5.0V			1.15	V		
V _{EN_L}	EN low-level voltage threshold	VCC = 5.0V	0.4			V		
V _{EN/UVLO_RISE}	UVLO rising threshold at the EN/UVLO	VCC = 5.0V	1.20	1.23	1.27	V		
I _{EN/UVLO}	Sourcing current at the EN/UVLO pin	V _{EN/UVLO} = 1.3V	4.4	5	5.6	μA		
V _{MODE_H}	MODE high-level voltage threshold	VCC = 5.0V			1.2	V		
V _{MODE_L}	MODE low-level voltage threshold	VCC = 5.0V	0.4			V		
OUTPUT								
V _{REF}	Reference voltage at the FB pin	PWM mode	0.985	1	1.015	V		
V _{HIGH_OVP}	V _{HIGH} overvoltage protection threshold	V _{HIGH} OVP rising	26	27	28	V		
V _{HIGH_OVP_HY} s	V _{HIGH} OVP protection hysteresis			1		V		
POWER SWIT	СН							
R _{DS(on)}	High-side MOSFET on resistance	VCC = 5.0V		8.5		mΩ		
	F _{SW} when VLOW > 1.7V	V _{LOW} = 3.6V		250		kHz		
F _{SW}	F _{SW} when 0.5V < VLOW < 1.5V	V _{LOW} = 1.2V		100		kHz		
	F _{SW} when VLOW < 0.5V	V _{LOW} = 0.3V		50		kHz		
t _{OFF_min}	Minimum off time in boost mode			90	130	ns		
t _{ON_min}	Minimum on time in buck mode			90	130	ns		
t _{DLH}	LS-GATE off to HS-GATE on deadtime			35		ns		
t _{DHL}	HS-GATE off to LS-GATE on deadtime			25		ns		
	High clamp valley current limit(boost mode)	$R_{ILIM} = 20k\Omega$	17	20	23	А		
ILIM	Low clamp valley current limit(boost mode)			-3.3		А		
	High clamp peak current limit(buck mode)	$R_{ILIM} = 20k\Omega$	17	20	23	А		
	Low clamp peak current limit(buck mode)			-1.5		А		

TPS61289 SLVSGT4A – DECEMBER 2023 – REVISED JANUARY 2024



T_J = -40°C to 125°C, V_{LOW} = 3.6V and V_{HIGH} = 18V. Typical values are at T_J = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN T	YP MAX	UNIT
SOFT START		·			
t _{SS}	Soft start time of internal reference			8	ms
ERROR AMPL	IFIER	•			
I _{SINK}	COMP pin sink current	$V_{FB} = V_{REF} + 400 \text{mV}, V_{COMP} = 1.5 \text{V}$		20	μA
I _{SOURCE}	COMP pin source current	$V_{FB} = V_{REF} - 400 \text{mV}, V_{COMP} = 1.5 \text{V}$		20	μA
V _{COMPH}	High clamp voltage at the COMP pin	$R_{ILIM} = 20k\Omega$, PWM mode		1.6	V
V _{COMPL}	Low clamp voltage at the COMP pin			0.6	V
G _{EA}	Error amplifier transconductance	VCC = 5.0V		180	μA/V
SYNCHRONO	US CLOCK	•			<u>.</u>
R _{SYNC}	Internal pull down resistor from SYNC pin		8	300	kΩ
V _{M/SYNC_H}	M/SYNC high-level voltage threshold			1.2	V
V _{M/SYNC_L}	M/SYNC low-level voltage threshold		0.4		V
T _{SYNC_MIN}	Minimum sync clock pulse width		50		ns
PROTECTION		•			<u>.</u>
T _{SD}	Thermal shutdown	Junction temperature rising		160	°C
T _{SD_HYS}	Thermal shutdown hysteresis			20	°C



5.6 Typical Characteristics

T_A = 25°C, efficiency data based on EVM, unless otherwise noted.





6 Detailed Description

6.1 Overview

The TPS61289 is a bidirectional buck/boost synchronous converter that integrates the high-side synchronous rectifier MOSFET and uses an external low side MOSFET. The low-side gate driver of the TPS61289 has a 1.5A sourcing current and 2A sinking current capability. The TPS61289 can be configured as a buck or boost converter using the MODE pin. The TPS61289 can support 20A switching current and the VHIGH voltage supports up to 25V. The minimum VLOW voltage is determined by the VLOW/VHIGH ratio and frequency, for example, the VLOW voltage can support as low as 0.5V at the VHIGH = 15V condition. The device provides an excellent balance of efficiency, thermal dissipation and solution size for high power bidirectional conversion.

In boost converter mode, the TPS61289 uses an adaptive constant on time valley current control scheme. In buck converter mode, the TPS61289 uses an adaptive constant off time peak current control scheme. In buck or boost operation, the device operates in force PWM mode. The quasi-constant switching frequency is 250kHz when the VLOW pin voltage is greater than 1.7V. To extend the VLOW/VHIGH ratio, when the VLOW pin voltage is less than 1.5V, the frequency drops to 100kHz and the frequency is further reduced to 50kHz when the VLOW pin voltage is less than 0.5V. A hysteresis of 200mV prevents frequency jitter in the presence of VLOW pin voltage noise.

The TPS61289 offers adjustable switching current limit function. In addition, the device provides VHIGH overvoltage protection, cycle-by-cycle overcurrent protection, and thermal shutdown protection. The TPS61289 offers a very small solution size with 2.5mm x 3.0mm VQFN HotRod[™] Lite package with minimal external components.



6.2 Functional Block Diagram

6.3 Feature Description

6.3.1 Bidirectional Operation Configuration

When operating in bidirectional mode, the FB pin must be connected to the center tap of a resistor divider to make the VFB = 0.7V to 0.8V and the COMP pin is connected to an external compensation control signal to implement CC/CV control. To prevent the reverse current from the VHIGH side to the VLOW side, the device will not switch if the COMP pin voltage is below 0.65V. The MODE pin can be used to select the buck or boost mode, the VLOW must be connected to a sink/source power equipment, for example a Li-ion battery. The internal LDO of the TPS61289 is always powered by the VHIGH pin. A valid voltage above V_{HIGH_UVLO} must be applied to the VHIGH pin before the TPS61289 is enabled. Enable the TPS61289 after setting the VHIGH, FB, COMP, VLOW, and Mode pins.

6.3.2 VCC Power Supply

The internal LDO of the TPS61289 is always powered by VHIGH and outputs a regulated voltage of 5.1V with 15mA output current capability. A ceramic capacitor must be connected between the VCC pin and the GND pin to stabilize the VCC voltage and also to decouple the noise on the VCC pin. The value of this ceramic capacitor must be greater than 1 μ F. A ceramic capacitor with an X7R or X5R grade dielectric and a voltage rating higher than 10V is recommended.

6.3.3 VHIGH and VCC Undervoltage Lockout (UVLO)

The TPS61289 has both V_{HIGH_UVLO} and V_{CC_UVLO} functions. These lockout functions disable the device from switching when the falling voltage at the VHIGH pin triggers the falling threshold of V_{HIGH_UVLO}, which is typically 3.1V. These functions also disables the device when the falling voltage at the VCC pin triggers the threshold of V_{CC_UVLO}, which is typically 2.3V. The device can operate when the rising voltage at the VHIGH and VCC pins exceeds the rising thresholds of V_{HIGH_UVLO} and V_{CC_UVLO}.

6.3.4 Enable and Programmable EN/UVLO

The TPS61289 has a dual function enable and undervoltage lockout (UVLO) circuit. When the voltage at the VHIGH pin and VCC pin is above the rising threshold of UVLO and the EN/UVLO pin is pulled above 1.15V but below the enable EN/UVLO threshold of 1.23V, the TPS61289 is enabled but still in standby mode.

The EN/UVLO pin has an accurate UVLO voltage threshold to support programmable input undervoltage lockout with hysteresis. When the EN/UVLO pin voltage is greater than the UVLO threshold of 1.23V, the TPS61289 is enabled for switching operation. A hysteresis current, I_{UVLO_HYS} , is sourced out of the EN/UVLO pin to provide a hysteresis that prevents on or off chatter in the presence of noise with a slowly changing input voltage. The input voltage can be the voltage of the VLOW or VHIGH pin.

By using resistor divider as shown in Figure 6-1, the turn-on threshold is calculated using Equation 1.

$$V_{\rm IN(UVLO_{\rm ON})} = V_{\rm UVLO} \times \left(1 + \frac{R1}{R2}\right)$$

where

- V_{UVLO} is the UVLO threshold of 1.23V at the EN/UVLO pin.
- V_{IN} can be the voltage of VLOW or VHIGH pin.

The hysteresis between the UVLO turn-on threshold and turn-off threshold is set by the upper resistor in the EN/UVLO resistor divider and is given by Equation 2.

$$\Delta V_{\rm IN(UVLO)} = I_{\rm UVLO_HYS} \times R1$$

where

I_{UVLO_HYS} is the sourcing current from the EN/UVLO pin when the voltage at the EN/UVLO pin is above V_{UVLO}.

(2)





Figure 6-1. Programmable UVLO With Resistor Divider at the EN/UVLO Pin

By using an NMOSFET together with a resistor divider the user can implement both logic enable and programmable UVLO as shown in Figure 6-2. The EN logic high level must be greater than the enable threshold plus the V_{th} of the NMOSFET Q1. The Q1 also eliminates the leakage current from VIN to ground through the UVLO resistor divider during shutdown mode.



Figure 6-2. Logic Enable and Programmable UVLO

6.3.5 Switching Frequency

The TPS61289 operates at a quasi-constant frequency pulse width modulation (PWM) mode. Based on the ratio of the VLOW voltage to the VHIGH voltage, a circuit predicts the required on or off time of the switching cycle.

When the VLOW pin voltage is higher than 1.7V, the TPS61289 operates at 250kHz switching frequency. When VLOW voltage falls below 1.5V, the frequency changes from 250kHz to 100kHz, when VLOW voltage rises above 1.7V, the frequency changes from 100kHz to 250kHz. When the VLOW voltage falls below 0.5V, the frequency changes from 100kHz to 50kHz, when the VLOW voltage rises above 0.7V, the frequency changes from 50kHz to 100kHz to 100kHz to 50kHz, when the VLOW voltage rises above 0.7V, the frequency changes from 50kHz to 100kHz to 50kHz, when the VLOW voltage rises above 0.7V, the frequency changes from 50kHz to 100kHz to 100kHz to 50kHz, when the VLOW voltage rises above 0.7V, the frequency changes from 50kHz to 100kHz to 100kHz to 50kHz, when the vLOW voltage rises above 0.7V, the frequency changes from 50kHz to 100kHz to 100kHz to 50kHz, when the vLOW voltage rises above 0.7V, the frequency changes from 50kHz to 100kHz to improve the efficiency and extend the buck/boost ratio. The 200mV hysteresis prevents frequency jitter in the presence of VLOW pin voltage noise.



6.3.6 Programmable Switching Peak and Valley Current Limit

The TPS61289 has an internal cycle-by-cycle current limit to prevent the inadvertent application of a large switching current.

In boost mode, the TPS61289 adopts a cycle-by-cycle valley current limit method. Current limit detection occurs during the off-time by sensing of the voltage drop across the integrated high-side MOSFET. The high-side MOSFET is turned off immediately as soon as the switch valley current triggers the limit threshold. The switch valley current limit can be set by a resistor from the ILIM pin to ground. The relationship between the valley current limit and the resistor is shown in Equation 3.

$$I_{\text{Valley}}(A) = \frac{400k}{R_{\text{LIM}}(K)}$$
(3)

where

- R_{LIM} is the resistance between the ILIM pin and the AGND pin.
- I_{Valley} is the switch valley current limit.

For instance, the valley current limit in boost mode is 20A if the R_{LIM} is $20k\Omega$. ILIM pin can not be left floating or connected to VCC.

In buck mode, the TPS61289 adopts a cycle-by-cycle peak current limit method. Current limit detection occurs during the on-time by sensing of the voltage drop across the integrated high-side MOSFET. The high-side MOSFET is turned off immediately as soon as the switch peak current triggers the limit threshold. The switch peak current limit can be set by a resistor from the ILIM pin to ground. The relationship between the peak current limit and the resistor is shown in Equation 4.

$$I_{\text{Peak}}\left(A\right) = \frac{400k}{R_{\text{LIM}}(K)}$$
(4)

where

- R_{LIM} is the resistance between the ILIM pin and the AGND pin.
- I_{Peak} is the switch peak current limit.

For instance, the peak current limit in buck mode is 20A if the R_{LIM} is $20k\Omega$. ILIM pin can not be left floating or connected to VCC.

6.3.7 External Clock Synchronization

The TPS61289 can synchronize to an external clock signal applied to the M/SYNC pin for noise-sensitive or multiphase applications. When an external clock signal is applied to the M/SYNC pin, the device switching frequency is forced to the external clock. The external clock frequency must be within $\pm 20\%$ of 250kHz. The external clock on the M/SYNC pin must have a low-level voltage less than 0.4V and a high-level voltage greater than 1.2V. A valid synchronous clock signal must be greater than 50ns wide and have a minimum of 4 consecutive clocks prior to synchronization.

6.3.8 VHIGH Overvoltage Protection

The TPS61289 has a VHIGH overvoltage protection to protect the device in case that the external feedback resistor divider is wrongly populated. When the VHIGH voltage is above 27V typically, the device stops switching. Once the VHIGH voltage falls 1V below the OVP threshold, the device resumes operating again.

6.3.9 Thermal Shutdown

The thermal shutdown is implemented to prevent damage from excessive heat and power dissipation. Typically, the thermal shutdown occurs when junction temperatures exceeding 160°C (typical). If the thermal shutdown is triggered, the device stops switching and recovers when the junction temperature drops below 140°C (typical).



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The TPS61289 is a bidirectional buck/boost synchronous converter that integrates the high side synchronous rectifier MOSFET and uses an external low side MOSFET. The TPS61289 can be configured as a buck or boost converter using the MODE pin. The TPS61289 can support 20A switching current and the VHIGH voltage supports up to 25V. The minimum VLOW voltage is determined by the VLOW/VHIGH ratio and frequency, for example, the VLOW voltage can support as low as 0.5V at the VHIGH = 15V condition.

The TPS61289 operates in buck mode when current is required to flow from the high voltage side to the low voltage side. Alternatively in boost mode when current is required to flow from the low voltage side to the high voltage side. This makes the TPS61289 applicable for high-current battery test systems that require battery charging and discharging under current and voltage loop control signals. And the use of rechargeable batteries in testing systems is becoming increasingly extensive. To initialize the rechargeable batteries, multiple charge and discharge cycles are required. In this process, the current and voltage of the battery must be accurately controlled. This design does not fully consider the accuracy requirements and focuses only on displaying the charge and discharge functions.

7.2 Typical Application



Figure 7-1. TPS61289 Battery Test System Simplified Schematic

7.2.1 Design Requirements

	J
DESIGN PARAMETERS	EXAMPLE VALUES
VLOW voltage range	0.5V to 4.4V
VHIGH voltage	15V
Max charge current	15A
Max discharge current	15A

Table 7-1. Design Parameters

7.2.2 Detailed Design Procedure

7.2.2.1 Bootstrap Capacitor Selection

The bootstrap capacitor between the BOOT and SW pin supplies the gate current to charge the high-side FET device gate during the turn on of each cycle. The gate current also supplies charge for the bootstrap capacitor. The recommended value of the bootstrap capacitor is 0.1μ F to 1.0μ F. C_{BOOT} must be a good quality, low-ESR ceramic capacitor located at the pins of the device to minimize potentially damaging voltage transients caused by trace inductance.

7.2.2.2 Inductor Selection

Since the selection of the inductor affects the steady state of the power supply operation, transient behavior, loop stability, and buck/boost converter efficiency, the inductor is the most important component in switching power regulator design. The three most important specifications to the performance of the inductor are the inductance value, DC resistance, and saturation current.

The TPS61289 is designed to work with inductor values between 2.2μ H and 10μ H. A 2.2μ H inductor is typically available in a smaller or lower-profile package, while a 10μ H inductor produces lower inductor current ripple.

Inductor values can have $\pm 20\%$ or even $\pm 30\%$ tolerance with no current bias. When the inductor current approaches saturation level, the inductance can decrease 20% to 35% from the value at 0A current, depending on how the inductor vendor defines saturation. When selecting an inductor, verify that the rated current of the inductor, especially the saturation current, is larger than the peak current during the operation.

Follow Equation 5 to Equation 7 to calculate the peak current of the inductor. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To leave enough design margin, TI recommends using the minimum switching frequency, the inductor value with -30% tolerance, and a low-power conversion efficiency for the calculation.



(5)

Calculate the inductor DC current as in Equation 5.

$$I_{DC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$

where

- V_{OUT} is the voltage of VHIGH in boost mode or VLOW in buck mode.
- I_{OUT} is the output current of the converter.
- V_{IN} is the voltage of VHIGH in buck mode or VLOW in boost mode.
- η is the power conversion efficiency.

Calculate the inductor current peak-to-peak ripple as in Equation 6.

$$I_{PP} = \frac{1}{L \times \left(\frac{1}{V_{OUT} \times V_{IN}} + \frac{1}{V_{IN}}\right) \times f_{SW}}$$
(6)

where

- I_{PP} is the inductor peak-to-peak ripple.
- L is the inductor value.
- f_{SW} is the switching frequency.
- V_{OUT} is the voltage of VHIGH in boost mode or VLOW in buck mode.
- V_{IN} is the voltage of VHIGH in buck mode or VLOW in boost mode.

Therefore, the peak current, I_{Lpeak} , seen by the inductor is calculated with Equation 7.

$$I_{\text{Lpeak}} = I_{\text{DC}} + \frac{I_{\text{PP}}}{2} \tag{7}$$

Set the current limit of the TPS61289 higher than the peak current, I_{Lpeak}. Then select the inductor with saturation current higher than the setting current limit.

Buck or boost converter efficiency is dependent on the resistance of the current path, the switching loss associated with the switching MOSFETs, and the core loss of the inductor. The TPS61289 has optimized the internal low side switch resistance. However, the overall efficiency is affected significantly by the DC resistance (DCR) of the inductor, equivalent series resistance (ESR) at the switching frequency, and the core loss. Core loss is related to the core material and different inductors have different core loss. For a certain inductor, larger current ripple generates higher DCR and ESR conduction losses and higher core loss. Usually, a data sheet of an inductor does not provide the ESR and core loss information. If needed, consult the inductor vendor for detailed information. Generally, TI recommends an inductor with lower DCR and ESR. However, there is a tradeoff among the inductance of the inductor, DCR and ESR resistance, and the footprint. Furthermore, shielded inductors typically have higher DCR than unshielded inductors. Table 7-2 lists recommended inductors for the TPS61289. Verify whether the recommended inductor can support the user target application with the previous calculations and bench evaluation.

PART NUMBER	L (µH)	DCR MAX (mΩ)	SATURATION CURRENT(A)	SIZE (L × W × H mm)	VENDOR	
XGL1060-332ME	3.3	5.7	26.0	10.0 x 11.3 x 6.0	Coilcraft	
XAL1060-222ME	2.2	4.95	32.0	10.0 x 11.3 x 6.0	Coilcraft	
CMLE105T-2R2MS-99	2.2	4.5	26.0	10.3 x 11.5 x 4.8	Cyntec	

Table 7-2. Recommended Inductors



(9)

7.2.2.3 MOSFET Selection

The external power MOSFETs must be selected with a VDS rating that can withstand the maximum VHIGH voltage plus transient spikes (ringing). Once the voltage rating is determined, select the MOSFETs by making tradeoffs between MOSFET $R_{DS(ON)}$ and total gate charge (Qg) to balance conduction and switching losses. Be aware of the deadtime limitation, verify that the low-side and high-side MOSFET are not turned on simultaneously. Be careful when adding series gate resistors, as this can decrease the effective deadtime. The MOSFET gate driver current of the device is supplied from VCC. The maximum gate charge is limited by the 15mA VCC sourcing current limit. A leadless package is preferred for this high switching-frequency designs.

7.2.2.4 VLOW/VHIGH Output Capacitor Selection

For small output voltage ripple, TI recommends a low-ESR output capacitor like a ceramic capacitor. Higher capacitor values or parallel with aluminum electrolytic capacitors can be used to improve the load transient response. Take care when evaluating the derating of the capacitor under DC bias. The bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to provide adequate effective capacitance. From the required output voltage ripple, use the following equations to calculate the minimum required effective capacitance C_{OUT} .

$$V_{ripple_dis} = \frac{(V_{OUT} - V_{IN_MIN}) \times I_{OUT}}{V_{OUT} \times f_{SW} \times C_{OUT}}$$
(8)

$$V_{ripple_ESR} = I_{Lpeak} \times R_{C_ESR}$$

where

- V_{ripple dis} is output voltage ripple caused by charging and discharging of the output capacitor.
- V_{ripple ESR} is output voltage ripple caused by ESR of the output capacitor.
- V_{IN MIN} is the minimum input voltage.
- V_{OUT} is the output voltage.
- I_{OUT} is the output current.
- I_{Lpeak} is the peak current of the inductor.
- f_{SW} is the converter switching frequency.
- R_{C ESR} is the ESR of the output capacitors.

Note

DC bias effect: High-capacitance ceramic capacitors have a DC bias effect, which has a strong influence on the final effective capacitance. Therefore, the right capacitor value must be chosen carefully. The differences between the rated capacitor value and the effective capacitance result from package size and voltage rating in combination with material. A 10V rated 0805 capacitor with 10μ F can have an effective capacitance of less than 5μ F at an output voltage of 5V.



7.2.3 Application Curves







7.3 Power Supply Recommendations

The VLOW and VHIHG power supply must be well regulated. If the power supply is located more than a few inches from the converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. A typical choice is an electrolytic or tantalum capacitor with a value of 47µF.

7.4 Layout

7.4.1 Layout Guidelines

For all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If layout is not carefully done, the regulator can suffer from instability and noise problems. To maximize efficiency, switch rise and fall times are very fast. To prevent radiation of high-frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling.

The most critical current path for this bidirectional buck/boost converter is from the external low side MOSFET to the integrated high side MOSFET, then to the VHIGH side capacitors, and back to the source of the external low side MOSFET. This current path contains nanosecond rise and fall times and must be kept as short as possible to reduce the parasitic inductance. Therefore, the VHIGH side output capacitors must be close not only to the VHIGH pin, but also to the source pin of the external low side MOSFET to reduce the spike at the SW pin and the VHIGH pin.

The PGND plane and the AGND plane are connected at the terminal of the VCC capacitor. Thus the noise caused by the MOSFET driver and parasitic inductance does not interfere with the AGND and internal control circuit.

The layout must also be designed with consideration of the thermal as this is a high power density device. The VLOW, SW and VHIGH that improves the thermal capabilities of the package must be soldered with the large polygon. Using thermal vias underneath the nets can improve thermal performance.

7.4.2 Layout Example

The bottom layer is a large ground plane GND.

VLOW- plane ,VHIGH- plane and PGND nets are all connected to the ground plane by vias on top layer .



Figure 7-12. Layout Example

7.4.2.1 Thermal Considerations

The maximum IC junction temperature must be restricted to 125° C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using Equation 10.

$$P_{D(max)} = \frac{125 - T_A}{R_{\theta JA}}$$
(10)

where

- T_A is the maximum ambient temperature for the application.
- R_{0JA} is the junction-to-ambient thermal resistance given in the *Thermal Information* table.

The TPS61289 is in a thermally-enhanced VQFN package. The real junction-to-ambient thermal resistance of the package greatly depends on the PCB type, layout, and thermal pad connection. Using thick PCB copper and soldering the thermal pad to a large ground plate enhance the thermal performance. Increasing the number of vias that connect the ground plate on both the top and bottom layers around the IC, without solder mask, can also enhance the thermal capability.



8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

HotRod^{$^{\text{M}}$} and TI E2E^{$^{\text{M}}$} are trademarks of Texas Instruments. USB Type-C[®] is a registered trademark of USB Implementers Forum. All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (December 2023) to Revision A (January 2024) Page

•	Changed device status from Advance Information to Production Data	.1
---	---	----



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS61289RZPR	ACTIVE	VQFN-HR	RZP	14	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	S61289	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RZP0014A

PACKAGE OUTLINE

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



RZP0014A

EXAMPLE BOARD LAYOUT

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



RZP0014A

EXAMPLE STENCIL DESIGN

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated