

Fast-Transient-Response 2-A Low-Dropout Voltage Regulator with Reset


Check for Samples: TPS75201M-EP

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- 2-A Low-Dropout (LDO) Voltage Regulator
- Open-Drain Power-On Reset With 100-ms Delay
- Ultralow 75-µA Typ Quiescent Current
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over the specified temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Fast Transient Response
- 2% Tolerance Over Specified Conditions for Fixed-Output Versions
- 20-Pin TSSOP (PWP) PowerPAD™ Package
- Thermal Shutdown Protection

PWP PACKAGE (TOP VIEW)



NC - No internal connection

DESCRIPTION

The TPS75201M-EP is a low dropout regulator with an integrated power-on reset ($\overline{\text{RESET}}$) function. This device is capable of supplying 2 A of output current with a dropout of 210 mV. Quiescent current is 75 μ A at full load and drops down to 1 μ A when the device is disabled. The TPS75201M-EP is designed to have fast transient response for larger load current changes.

Because the PMOS device operates like a low-value resistor, the dropout voltage is very low (typically 210 mV at an output current of 2 A) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (75 μ A typ over the full range of output current, 1 mA to 2 A). These two key specifications yield a significant improvement in operating life for battery-powered systems.

The device is enabled when the enable (\overline{EN}) input is connected to a low-level input voltage. This low-dropout (LDO) device also features a sleep mode; applying a TTL high signal to \overline{EN} shuts down the regulator, reducing the quiescent current to 1 μA at $T_J = 25$ °C.

The RESET (SVS, POR, or power-on reset) output of the TPS75201M-EP initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS75201M-EP monitors the output voltage of the regulator to detect an <u>undervoltage</u> condition on the regulated output voltage. When the output reaches 95% of its regulated voltage, RESET goes to a high-impedance state after a 100-ms delay. RESET goes to a logic-low state when the regulated output voltage is pulled below 95% (i.e., overload condition) of its regulated voltage.

The TPS75201M-EP is adjustable (programmable over the range of 1.5 V to 5 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges.


M


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.






ORDERING INFORMATION(1)

TJ	OUTPUT VOLTAGE (TYP)	PACKA	AGE ⁽²⁾	ORDERABLE PART NUMBER	
–55°C to 125°C	Adjustable 1.5 V to 5 V	TSSOP – PWP	Tape and reel	TPS75201MPWPREP	

- (1) The TPS75201M-EP is programmable using an external resistor divider (see Application Information).
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



[†]See application information section for capacitor selection details.


Figure 1. Typical Application Configuration (for Fixed-Output Options)

Submit Documentation Feedback

Copyright © 2006–2013, Texas Instruments Incorporated



FUNCTIONAL BLOCK DIAGRAM




PIN FUNCTIONS

THETONOTIONS							
PIN		1/0	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
EN	5	ı	Enable				
FB/SENSE	7	ı	Feedback input voltage for adjustable device (sense input for fixed-voltage option)				
GND	17		Regulator ground				
GND/HEATSINK	1, 10, 11, 20		Ground/heat sink				
IN	3, 4	ı	Input voltage				
NC	2, 12, 13, 14, 15, 16, 18, 19		No connection				
OUTPUT	8, 9	0	Regulated output voltage				
RESET	6	0	Reset				

Copyright © 2006–2013, Texas Instruments Incorporated



RESET TIMING DIAGRAM



- V_{res} is the minimum input voltage for a valid RESET. The symbol V_{res} is not currently listed within EIA or JEDEC standards for semiconductor symbology.
- B. V_{IT} Trip voltage typically is 5% lower than the output voltage (95% V_O) V_{IT-} to V_{IT+} is the hysteresis voltage.

ABSOLUTE MAXIMUM RATINGS

over operating junction temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
VI	Input voltage range ⁽²⁾	-0.3	6	V
	Voltage range at EN	-0.3	16.5	V
	Maximum RESET voltage		16.5	V
	Peak output current	Internally lin	nited	V
V_{O}	Output voltage (OUTPUT, FB)		5.5	V
	Continuous total power dissipation	See Dissipa	tion Ratin	g Table
T_J	Operating virtual junction temperature range	-55	125	°C
T _{stg}	Storage temperature range	-65	150	°C
	ESD rating, Human-Body Model		2	kV

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE - FREE-AIR TEMPERATURES

			=		
PACKAGE	AIR FLOW (CFM)	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
PWP ⁽¹⁾	0	2.9 W	23.5 mW/°C	1.9 W	1.5 W
PWP(1)	300	4.3 W	34.6 mW/°C	2.8 W	2.2 W

This parameter is measured with the recommended copper heat- sink pattern on a one-layer PCB, 5-in x 5-in PCB, 1-oz copper, 2-in x 2-in coverage (4 in²).

Product Folder Links : TPS75201M-EP

⁽²⁾ All voltage values are with respect to network terminal ground.



DISSIPATION RATING TABLE - FREE-AIR TEMPERATURES (continued)

PACKAGE	AIR FLOW (CFM)	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	
PWP ⁽²⁾	3	3 w	23.6 mW/°C	1.9 W	1.5 W	
PWP ⁽⁻⁾	300	7.2 W	57.9 mW/°C	4.6 W	3.8 W	

⁽²⁾ This parameter is measured with the recommended copper heat-sink pattern on an eight-layer PCB, 1.5-in × 2-in PCB, 1-oz copper with layers 1, 2, 4, 5, 7, and 8 at 5% coverage (0.9 in²), and layers 3 and 6 at 100% coverage (6 in²). For more information, refer to TI technical brief SLMA002.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{I}	Input voltage ⁽¹⁾	2.7	5.5	V
V_{O}	Output voltage range	1.5	5	V
Io	Output current	0	2.0	Α
T_J	Operating virtual junction temperature	- 55	125	°C

⁽¹⁾ To calculate the minimum input voltage for your maximum output current, use the following equation: $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$.

Product Folder Links: TPS75201M-EP



ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range ($T_J = -55^{\circ}\text{C}$ to 125°C), $V_I = V_{O(typ)} + 1 \text{ V}$, $I_O = 1 \text{ mA}$, $\overline{\text{EN}} = 0 \text{ V}$, $C_o = 47 \mu F$ (unless otherwise noted)

	PARA	METER	TEST CONDITIONS	6	MIN	TYP	MAX	UNIT
0.4	- It (1)(2)	A -1'	457470457	$T_J = 25^{\circ}C$		Vo		V
Output v	oltage ⁽¹⁾⁽²⁾	Adjustable voltage	1.5 V ≤ VO ≤ 5 V		0.98V _O		1.02V _O	V
0:	at assume at (CNF	S(1)	$T_J = 25^{\circ}C^{(2)}$		75			
Quiescer	nt current (GNE	current) (**)	1j = 25°C (=/				125	μA
Output v	oltago lino rogu	llation ($\Delta V_O/V_O$) $^{(1)(3)}$	$V_0 + 1 V < V_1 \le 5 V$	$T_J = 25^{\circ}C$		0.01		%/V
Output v	ollage lifte regu	$(\Delta v_0/v_0)$	V ₀ + 1 V < V ₁ ≥ 5 V				0.1	70/ V
Load reg	ulation ⁽²⁾					1		mV
Output noise voltage			BW = 300 Hz to 50 kHz, $V_O = 1.5 \text{ V}, C_O = 100 \mu\text{F}$	T _J = 25°C		60		μVrms
Output current limit			V _O = 0 V			3.3	4.5	Α
Thermal	shutdown junc	tion temperature				150		ô
Standby	ourront		$\overline{EN} = V_I$	$T_J = 25^{\circ}C$		1		μA
Stariuby	Current						10	μΑ
FB input	current		FB = 1.5 V			-1	1	μΑ
High-leve	el enable input	voltage			2			V
Low-leve	el enable input v	voltage					0.7	V
Power-su	upply ripple reje	ection (3)	$f = 100 \text{ Hz}, C_O = 100 \mu\text{F},$ $T_J = 25^{\circ}\text{C}, I_O = 2 \text{ A}, (1)$			60		dB
	Minimum inpu	it voltage for valid RESET	$I_{O(RESET)} = 300 \mu A, V_{(RESET)} \le 0.8$	V		1	1.3	V
	Trip threshold	voltage	V _O decreasing		92		98	
Reset Hysteresis voltage Output low voltage		ltage	Measured at V _O			0.5		%V _O
		ltage	$V_I = 2.7 \text{ V}, I_{O(RESET)} = 1 \text{ mA}$			0.15	0.4	V
	Leakage curre	ent	$V_{(RESET)} = 5 V$				1	μΑ
	RESET time-o	out delay				100		ms

- (1) Minimum IN operating voltage is 2.7 V or $V_{O(typ)}$ + 1 V, whichever is greater. Maximum IN voltage is 5 V.

(2)
$$I_O = 1 \text{ mA to 2 A}$$

(3) If $V_O \le 1.8 \text{ V}$, $V_{\text{imin}} = 2.7 \text{ V}$, $V_{\text{imax}} = 5 \text{ V}$:

Line regulation (mV) =
$$(\% / V) \times \frac{V_O (V_{imax} - 2.7 V)}{100} \times 1000$$

If
$$V_0 \ge 2.5 \text{ V}$$
, $V_{imin} = V_0 + 1 \text{ V}$, $V_{imax} = 5 \text{ V}$:

100

If V_O ≥ 2.5 V, V_{imin} = V_O + 1 V, V_{imax} = 5 V:

Line regulation (mV) = (% / V) ×
$$\frac{V_O \left[V_{imax} - \left(V_O + 1 V \right) \right]}{100}$$
 × 1000

ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range ($T_J = -40^{\circ}\text{C}$ to 125°C), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, EN = 0 V, $C_o = 47 \mu F$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Innut current (FNI)	$\overline{EN} = V_I$	-1		1	μΑ
Input current (EN)	EN = 0 V	-1	0	1	μΑ
High-level EN input voltage		2			V
Low-level EN input voltage				0.7	V
Dronout voltage (2.2.)/ output)	I _O = 2 A, V _I = 3.2 V, T _J = 25°C		210		m\/
Dropout voltage (3.3-V output)	$I_0 = 2 A, V_1 = 3.2 V$			400	mV


Submit Documentation Feedback Product Folder Links: TPS75201M-EP




TYPICAL CHARACTERISTICS


Table of Graphs


			FIGURE
V	Output valtage	vs Output current	Figure 2 and Figure 3
Vo	Output voltage	vs Junction temperature	Figure 4 and Figure 5
	Ground current	vs Junction temperature	Figure 6
	Power-supply ripple rejection	vs Frequency	Figure 7
	Output spectral noise density	vs Frequency	Figure 8
Z _o	Output impedance	vs Frequency	Figure 9
.,	Dues and make as	vs Input voltage	Figure 10
V_{DO}	Dropout voltage	vs Junction temperature	Figure 11
	Input voltage (min)	vs Output voltage	Figure 12
	Line transient response		Figure 13 and Figure 16
	Load transient response		Figure 14 and Figure 16
Vo	Output voltage	vs Time (startup)	Figure 17
	Equivalent series resistance (ESR)	vs Output current	Figure 19 and Figure 20



















Submit Documentation Feedback


Copyright © 2006–2013, Texas Instruments Incorporated


PSRR Power Supply Ripple Rejection - dB


























Submit Documentation Feedback

Copyright © 2006–2013, Texas Instruments Incorporated





Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series
resistance added externally, and PWB trace resistance to C_O.

2

1.5

0.01

0

0.5

IO - Output Current - A

Figure 20.

0.5

IO - Output Current - A

Figure 19.

0.01

0

1.5

2



APPLICATION INFORMATION

The TPS75201M-EP is an adjustable regulator (from 1.5 V to 5 V).

MINIMUM LOAD REQUIREMENTS

The TPS75201M-EP is stable, even at no load; no minimum load is required for operation.

PIN FUNCTIONS

Enable (EN)

The \overline{EN} input enables or shuts down the device. If \overline{EN} is a logic high, the device is in shutdown mode. When \overline{EN} goes to logic low, the device is enabled.

Reset (RESET)

The $\overline{\text{RESET}}$ terminal is an open-drain, active-low output that indicates the status of V_O. When V_O reaches 95% of the regulated voltage, $\overline{\text{RESET}}$ goes to a low-impedance state after a 100-ms delay. $\overline{\text{RESET}}$ goes to a high-impedance state when V_O is below 95% of the regulated voltage. The open-drain output of $\overline{\text{RESET}}$ requires a pullup resistor.

Sense (SENSE)

The SENSE terminal of the fixed-output options must be connected to the regulator output, and the connection should be as short as possible. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network, and noise pickup feeds through to the regulator output. It is essential to route the SENSE connection in such a way to minimize/avoid noise pickup. Adding RC networks between SENSE and V_{Ω} to filter noise is not recommended because it may cause the regulator to oscillate.

Feedback (FB)

FB is an input used for the adjustable-output options and must be connected to an external feedback resistor divider. The FB connection should be as short as possible. It is essential to route it in such a way to minimize/avoid noise pickup. Adding RC networks between FB and $V_{\rm O}$ to filter noise is not recommended because it may cause the regulator to oscillate.

Ground/Heat Sink (GND/HEATSINK)

All GND/HEATSINK terminals are connected directly to the mount pad for thermal-enhanced operation. These terminals could be connected to GND or left floating.

Input Capacitor

For a typical application, an input bypass capacitor (0.22 μ F-1 μ F) is recommended for device stability. This capacitor should be as close to the input pins as possible. For fast transient condition, where droop at the input of the LDO may occur due to high in-rush current, it is recommended to place a larger capacitor at the input as well. The size of this capacitor is dependant on the output current and response time of the main power supply, as well as the distance to the load (LDO).

Output Capacitor

As with most LDO regulators, the TPS75201M-EP requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 47 μF , and the ESR must be between 100 m Ω and 10 Ω . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described in this section. Larger capacitors provide a wider range of stability and better load transient response.

This information, along with the ESR graphs, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet these guidelines.

Product Folder Links : TPS75201M-EP



ESR and Transient Response

LDOs typically require an external output capacitor for stability. In fast transient response applications, capacitors are used to support the load current while the LDO amplifier is responding. In most applications, one capacitor is used to support both functions.

Besides its capacitance, every capacitor also contains parasitic impedances. These parasitic impedances are resistive as well as inductive. The resistive impedance is called equivalent series resistance (ESR), and the inductive impedance is called equivalent series inductance (ESL). The equivalent schematic diagram of any capacitor therefore can be drawn as shown in Figure 21.



Figure 21. ESR and ESL

In most cases, the effect of inductive impedance ESL can be neglected. Therefore, the following application focuses mainly on the parasitic resistance ESR.

Figure 22 shows the output capacitor and its parasitic impedances in a typical LDO output stage.




Figure 22. LDO Output Stage With Parasitic Resistances ESR and ESL

In steady state (dc state condition), the load current is supplied by the LDO (solid arrow), and the voltage across the capacitor is the same as the output voltage $[V_{(CO)} = V_O]$. This means no current is flowing into the C_O branch. If IO suddenly increases (transient condition), the following occurs:

- The LDO is not able to supply the sudden current need due to its response time (t₁ in Figure 24). Therefore, capacitor C_O provides the current for the new load condition (dashed arrow). C_O now acts like a battery with an internal resistance, ESR. Depending on the current demand at the output, a voltage drop will occur at R_{ESR}. This voltage is shown as V_{ESR} in Figure 23.
- When C_O is conducting current to the load, initial voltage at the load is V_O = V_(CO) V_{ESR}. Due to the discharge of C_O, the output voltage V_O drops continuously until the response time, t₁, of the LDO is reached and the LDO resumes supplying the load. From this point, the output voltage starts rising again until it reaches the regulated voltage. This period is shown as t₂ in Figure 24.

Figure 23 also shows the impact of different ESRs on the output voltage. The left brackets show different levels of ESRs, where number 1 displays the lowest and number 3 displays the highest ESR.

From the previous paragraphs, the following conclusions can be drawn:

- The higher the ESR, the larger the droop at the beginning of load transient.
- The smaller the output capacitor, the faster the discharge time and the bigger the voltage droop during the LDO response period.

Product Folder Links: TPS75201M-EP



Conclusion

To minimize the transient output droop, capacitors must have a low ESR and be large enough to support the minimum output voltage requirement.




Figure 23. Correlation of Different ESRs and Their Influence to Regulation of V_O at Load Step From Low-to-High Output Current

Programming the Adjustable LDO Regulator

The output voltage of the TPS75201M-EP adjustable regulator is programmed using an external resistor divider (see Figure 24). The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where:


 $V_{ref} = 1.1834 \text{ V}$ typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 40- μ A divider current. Lower-value resistors can be used, but offer no inherent advantage and waste more power. Higher values should be avoided, as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k Ω to set the divider current at 40 μ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$

Submit Documentation Feedback





OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	33.2	30.1	kΩ
3.3 V	53.6	30.1	kΩ
3.6 V	61.9	30.1	kΩ

NOTE: To reduce noise and prevent oscillation, R1 and R2 must be as close as possible to the FB/SENSE terminal.

Figure 24. Adjustable LDO Regulator Programming

REGULATOR PROTECTION

The TPS75201M-EP PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS75201M-EP also features internal current limiting and thermal protection. During normal operation, the TPS75201M-EP limits output current to approximately 3.3 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C (typ), regulator operation resumes.

POWER DISSIPATION AND JUNCTION TEMPERATURE

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum power dissipation limit is determined by using Equation 3:

$$P_{D(max)} = \frac{T_{J} \max - T_{A}}{R_{\theta JA}}$$
(3)

Where:

T₁max is the maximum allowable junction temperature.

 $R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package, i.e., 34.6°C/W for the 20-terminal PWP with no airflow (see Dissipation Rating Table).

 T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$

$$(4)$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.

Product Folder Links: TPS75201M-EP



THERMAL INFORMATION

THERMALLY-ENHANCED TSSOP-20 (PWP - PowerPAD™)

The thermally-enhanced PWP package is based on the 20-pin TSSOP, but includes a thermal pad [see Figure 25(c)] to provide an effective thermal contact between the IC and the PWB.

Traditionally, surface mount and power have been mutually-exclusive terms. A variety of scaled-down TO220-type packages have leads formed as gull wings to make them applicable for surface-mount applications. These packages, however, suffer from several shortcomings – they do not address the very low-profile requirements (<2 mm) of many of today's advanced systems, and they do not offer a pin-count high enough to accommodate increasing integration. Conversely, traditional low-power surface-mount packages require power dissipation derating that severely limits the usable range of many high-performance analog circuits.

The PWP package (thermally-enhanced TSSOP) combines fine-pitch surface-mount technology, with thermal performance comparable to much larger power packages.

The PWP package is designed to optimize the heat transfer to the PWB. Because of the very small size and limited mass of a TSSOP package, thermal enhancement is achieved by improving the thermal conduction paths that remove heat from the component. The thermal pad is formed using a lead-frame design (patent pending) and manufacturing technique to provide the user with direct connection to the heat-generating IC. When this pad is soldered or otherwise coupled to an external heat dissipator, high power dissipation in the ultra-thin, fine-pitch, surface-mount package can be reliably achieved.




Figure 25. Views of Thermally-Enhanced PWP Package

Because the conduction path has been enhanced, power-dissipation capability is determined by the thermal considerations in the PWB design. For example, simply adding a localized copper plane (heat-sink surface), which is coupled to the thermal pad, enables the PWP package to dissipate 2.5 W in free air [reference Figure 27(a), 8 cm2 of copper heat sink and natural convection]. Increasing the heat-sink size increases the power-dissipation range for the component. The power-dissipation limit can be further improved by adding airflow to a PWB/IC assembly (see Figure 26 and Figure 27). The line drawn at 0.3 cm2 in Figure 26 and Figure 27 indicates performance at the minimum recommended heat-sink size (see Figure 29).

The thermal pad is connected directly to the substrate of the IC, which for the TPS75201MPWPREP is a secondary electrical connection to device ground. The heat-sink surface that is added to the PWP can be a ground plane or left electrically isolated. In TO220-type surface-mount packages, the thermal connection also is the primary electrical connection for a given terminal, which is not always ground. The PWP package provides up to 16 independent leads that can be used as inputs and outputs (Note: leads 1, 10, 11, and 20 are connected internally to the thermal pad and the IC substrate).

Submit Documentation Feedback






Figure 26.






Figure 27. Power Ratings of PWP Package at T_A = 25°C, 55°C, and 105°C

Figure 28 is an example of a thermally-enhanced PWB layout for use with the new PWP package. This board configuration was used in the thermal experiments that generated the power ratings shown in Figure 26 and Figure 27. As discussed earlier, copper has been added on the PWB to conduct heat away from the device. $R_{\theta JA}$ for this assembly is shown in Figure 26 as a function of heat-sink area. A family of curves is included to show the effect of airflow introduced into the system.

Submit Documentation Feedback

Copyright © 2006–2013, Texas Instruments Incorporated






Figure 28. PWB Layout (Including Copper Heat-Sink Area) for Thermally-Enhanced PWP Package

From Figure 26, $R_{\theta JA}$ for a PWB assembly can be determined and used to calculate the maximum power-dissipation limit for the component/PWB assembly, with the equation:

$$P_{D(max)} = \frac{T_{J} \max - T_{A}}{R_{\theta JA(system)}}$$
(5)

Where:

 T_J max is the maximum specified junction temperature (150°C absolute maximum limit, 125°C recommended operating limit) and T_A is the ambient temperature.

 $P_{D(max)}$ should then be applied to the internal power dissipated by the TPS75201M-EP regulator. The equation for calculating total internal power dissipation of the TPS75201M-EP is:

$$P_{D(total)} = (V_I - V_O) \times I_O + V_I \times I_Q$$
(6)

Since the quiescent current of the TPS75201M-EP is very low, the second term is negligible, further simplifying the equation to:

$$P_{D(total)} = (V_I - V_O) \times I_O$$
(7)

For the case where $T_A = 55^{\circ}\text{C}$, airflow = 200 ft /min, copper heat-sink area = 4 cm², the maximum power-dissipation limit can be calculated. First, from Figure 26, the system $R_{\theta JA}$ is 50°C/W, therefore, the maximum power-dissipation limit is:

$$P_{D(max)} = \frac{T_{J} max - T_{A}}{R_{\theta JA(system)}} = \frac{125^{\circ}C - 55^{\circ}C}{50^{\circ}C / W} = 1.4W$$
(8)

If the system implements a TPS75201M-EP regulator, where $V_I = 5$ V and $I_O = 800$ mA, the internal power dissipation is:

$$P_{D(total)} = (V_I - V_O) \times I_O = (5 - 3.3) \times 0.8 = 1.36 \text{ W}$$
(9)

Comparing $P_{D(total)}$ with $P_{D(max)}$ reveals that the power dissipation in this example does not exceed the calculated limit. When it does, one of two corrective actions should be made – raising the power-dissipation limit by increasing the airflow or the heat-sink area, or lowering the internal power dissipation of the regulator by reducing the input voltage or the load current. In either case, the previous calculations should be repeated with the new system parameters.



MOUNTING INFORMATION

The primary requirement is to complete the thermal contact between the thermal pad and the PWB metal. The thermal pad is a solderable surface and is fully intended to be soldered at the time the component is mounted. Although voiding in the thermal-pad solder-connection is not desirable, up to 50% voiding is acceptable. The data included in Figure 26 and Figure 27 is for soldered connections with voiding between 20% and 50%. The thermal analysis shows no significant difference resulting from the variation in voiding percentage.

Figure 29 shows the solder-mask land pattern for the PWP package. The minimum recommended heat-sink area also is shown. This is simply a copper plane under the body extent of the package, including metal routed under terminals 1, 10, 11, and 20.




Figure 29. PWP Package Land Pattern

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS75201MPWPREP	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	75201EP	Samples
V62/03635-11XE	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	75201EP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS75201MPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS75201MPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0	

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-19/AO 01/16


NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated