

# Regulating Pulse Width Modulator

## FEATURES

- Reduced Supply Current
- Oscillator Frequency to 600kHz
- Precision Band-Gap Reference
- 7 to 35V Operation
- Dual 200mA Source/Sink Outputs
- Minimum Output Cross-Conduction
- Double-Pulse Suppression Logic
- Under-Voltage Lockout
- Programmable Soft-Start
- Thermal Shutdown
- TTL/CMOS Compatible Logic Ports
- 5 Volt Operation ( $V_{IN} = V_C = V_{REF} = 5.0V$ )


## DESCRIPTION

The UC1526A Series are improved-performance pulse-width modulator circuits intended for direct replacement of equivalent non- "A" versions in all applications. Higher frequency operation has been enhanced by several significant improvements including: a more accurate oscillator with less minimum dead time, reduced circuit delays (particularly in current limiting), and an improved output stage with negligible cross-conduction current. Additional improvements include the incorporation of a precision, band-gap reference generator, reduced overall supply current, and the addition of thermal shutdown protection.

Along with these improvements, the UC1526A Series retains the protective features of under-voltage lockout, soft-start, digital current limiting, double pulse suppression logic, and adjustable deadtime. For ease of interfacing, all digital control ports are TTL compatible with active low logic.

Five volt (5V) operation is possible for "logic level" applications by connecting  $V_{IN}$ ,  $V_C$  and  $V_{REF}$  to a precision 5V input supply. Consult factory for additional information.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS (Note 1, 2)

Input Voltage (+VIN)	+40V
Collector Supply Voltage (+Vc)	+40V
Logic Inputs	-0.3V to +5.5V
Analog Inputs	-0.3V to +VIN
Source/Sink Load Current (each output)	200mA
Reference Load Current	50mA
Logic Sink Current	15mA
Power Dissipation at TA = +25°C (Note 2)	1000mW
Power Dissipation at Tc = +25°C (Note 2)	3000mW
Operating Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 seconds)	+300°C

Note 1: Values beyond which damage may occur.

Note 2: Consult packaging Section of Databook for thermal limitations and considerations of package.

## RECOMMENDED OPERATING CONDITIONS


(Note 3)

Input Voltage	+7V to +35V
Collector Supply Voltage	+4.5V to +35V
Sink/Source Load Current (each output)	0 to 100mA
Reference Load Current	0 to 20mA
Oscillator Frequency Range	1Hz to 600kHz
Oscillator Timing Resistor	2kΩ to 150kΩ
Oscillator Timing Capacitor	400pF to 20μF
Available Deadtime Range at 40kHz	1% to 50%
Operating Ambient Temperature Range	
UC1526A	-55°C to +125°C
UC2526A	-25°C to +85°C
UC3526A	0°C to +70°C


Note 3: Range over which the device is functional and parameter limits are guaranteed.

## CONNECTION DIAGRAMS

DIL-18, SOIC-18 (TOP VIEW)  
J or N Package, DW Package



PLCC-20, LCC-20  
(TOP VIEW)  
Q and L Packages



PACKAGE PIN FUNCTION	
FUNCTION	PIN
N/C	1
+ERROR	2
-ERROR	3
COMP	4
Css	5
RESET	6
- CURRENT SENSE	7
+ CURRENT SENSE	8
SHUTDOWN	9
RTIMING	10
CT	11
Rd	12
SYNC	13
OUTPUT A	14
Vc	15
N/C	16
GROUND	17
OUTPUT B	18
+VIN	19
VREF	20

**ELECTRICAL CHARACTERISTICS:** +V<sub>IN</sub> = 15V, and over operating ambient temperature, unless otherwise specified T<sub>A</sub> = T<sub>J</sub>.

PARAMETER	TEST CONDITIONS	UC1526A / UC2526A			UC3526A			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Reference Section (Note 4)								
Output Voltage	T <sub>J</sub> = +25°C	4.95	5.00	5.05	4.90	5.00	5.10	V
Line Regulation	+V <sub>IN</sub> = 7 to 35V		2	10		2	15	mV
Load Regulation	I <sub>L</sub> = 0 to 20mA		5	20		5	20	mV
Temperature Stability	Over Operating T <sub>J</sub> (Note 5)		15	50		15	50	mV
Total Output Voltage Range	Over Recommended Operating Conditions	4.90	5.00	5.10	4.85	5.00	5.15	V
Short Circuit Current	V <sub>REF</sub> = 0V	25	50	100	25	50	100	mA
Under-Voltage Lockout								
RESET Output Voltage	V <sub>REF</sub> = 3.8V		0.2	0.4		0.2	0.4	V
	V <sub>REF</sub> = 4.7V	2.4	4.7		2.4	4.8		V
Oscillator Section (Note 6)								
Initial Accuracy	T <sub>J</sub> = +25°C		±3	±8		±3	±8	%
Voltage Stability	+V <sub>IN</sub> = 7 to 35V		0.5	1		0.5	1	%
Temperature Stability	Over Operating T <sub>J</sub> (Note 5)		2	6		1	3	%
Minimum Frequency	R <sub>T</sub> = 150kΩ, C <sub>T</sub> = 20μF (Note 5)			1			1	Hz
Maximum Frequency	R <sub>T</sub> = 2kΩ, C <sub>T</sub> = 470pF	550			650			kHz
Sawtooth Peak Voltage	+V <sub>IN</sub> = 35V		3.0	3.5		3.0	3.5	V
Sawtooth Valley Voltage	+V <sub>IN</sub> = 7V	0.5	1.0		0.5	1.0		V
SYNC Pulse Width	T <sub>J</sub> = 25°C, R <sub>L</sub> = 2.7kΩ to V <sub>REF</sub>		1.1			1.1		μs
Error Amplifier Section (Note 7)								
Input Offset Voltage	R <sub>S</sub> ≤ 2kΩ		2	5		2	10	mV
Input Bias Current			-350	-1000		-350	-2000	nA
Input Offset Current			35	100		35	200	nA
DC Open Loop Gain	R <sub>L</sub> ≥ 10MΩ	64	72		60	72		dB
HIGH Output Voltage	V <sub>PIN 1</sub> - V <sub>PIN 2</sub> ≥ 150mV, I <sub>SOURCE</sub> = 100μA	3.6	4.2		3.6	4.2		V
LOW Output Voltage	V <sub>PIN 2</sub> - V <sub>PIN 1</sub> ≥ 150mV, I <sub>SINK</sub> = 100μA		0.2	0.4		0.2	0.4	V
Common Mode Rejection	R <sub>S</sub> ≤ 2kΩ	70	94		70	94		dB
Supply Voltage Rejection	+V <sub>IN</sub> = 12 to 18V	66	80		66	80		dB
PWM Comparator (Note 6)								
Minimum Duty Cycle	V <sub>COMPENSATION</sub> = +0.4V			0			0	%
Maximum Duty Cycle	V <sub>COMPENSATION</sub> = +3.6V	45	49		45	49		%
Digital Ports (SYNC, SHUTDOWN, and RESET)								
HIGH Output Voltage	I <sub>SOURCE</sub> = 40μA	2.4	4.0		2.4	4.0		V
LOW Output Voltage	I <sub>SINK</sub> = 3.6mA		0.2	0.4		0.2	0.4	V
HIGH Input Current	V <sub>IH</sub> = +2.4V		-125	-200		-125	-200	μA
LOW Input Current	V <sub>IL</sub> = +0.4V		-225	-360		-225	-360	μA
Shutdown Delay	From Pin 8, T <sub>J</sub> = 25°C		160			160		ns
Current Limit Comparator (Note 8)								
Sense Voltage	R <sub>S</sub> ≤ 50Ω	90	100	110	80	100	120	mV
Input Bias Current			-3	-10		-3	-10	μA
Shutdown Delay	From pin 7, 100mV Overdrive, T <sub>J</sub> = 25°C		260			260		ns

Note 4: I<sub>L</sub> = 0mA.

Note 5: Guaranteed by design, not 100% tested in production.

Note 6: F<sub>OSC</sub> = 40kHz, (R<sub>T</sub> = 4.12kΩ ± 1%, C<sub>T</sub> = 0.01μF ± 1%, R<sub>D</sub> = 0 Ω).

Note 7: V<sub>CM</sub> = 0 to +5.2V

Note 8: V<sub>CM</sub> = 0 to +12V.

Note 9: V<sub>C</sub> = +15V.

Note 10: V<sub>IN</sub> = +35V, R<sub>T</sub> = 4.12kΩ.

**ELECTRICAL CHARACTERISTICS:** +VIN = 15V, and over operating ambient temperature, unless otherwise specified TA = TJ.

PARAMETER	TEST CONDITIONS	UC1526A UC2526A			UC3526A			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Soft-Start Section								
Error Clamp Voltage	$\overline{\text{RESET}} = +0.4\text{V}$		0.1	0.4		0.1	0.4	V
Cs Charging Current	$\overline{\text{RESET}} = +2.4\text{V}$	50	100	150	50	100	150	μA
Output Drivers (Each Output) (Note 9)								
HIGH Output Voltage	ISOURCE = 20mA	12.5	13.5		12.5	13.5		V
	ISOURCE = 100mA	12	13		12	13		V
LOW Output Voltage	ISINK = 20mA		0.2	0.3		0.2	0.3	V
	ISINK = 100mA		1.2	2.0		1.2	2.0	V
Collector Leakage	VC = 40V		50	150		50	150	μA
Rise Time	CL = 1000pF (Note 5)		0.3	0.6		0.3	0.6	μs
Fall Time	CL = 1000pF (Note 5)		0.1	0.2		0.1	0.2	μs
Cross-Conduction Charge	Per cycle, TJ = 25°C		8			8		nC
Power Consumption (Note 10)								
Standby Current	$\overline{\text{SHUTDOWN}} = +0.4\text{V}$		14	20		14	20	mA

Note 4: IL = 0mA.

Note 5: Guaranteed by design, not 100% tested in production.

Note 6: FOSC = 40kHz, (RT = 4.12k $\Omega$   $\pm$  1%, CT = 0.01 $\mu\text{F}$   $\pm$  1%, RD = 0  $\Omega$ ).


Note 7: VCM = 0 to +5.2V

Note 8: VCM = 0 to +12V.

Note 9: VC = +15V.

Note 10: VIN = +35V, RT = 4.12k $\Omega$ .

### Open Loop Test Circuit UC1526A



## APPLICATIONS INFORMATION

### Voltage Reference

The reference regulator of the UC1526A is based on a precision band-gap reference, internally trimmed to  $\pm 1\%$  accuracy. The circuitry is fully active at supply voltages above +7V, and provides up to 20mA of load current to external circuitry at +5.0V. In systems where additional current is required, an external PNP transistor can be used to boost the available current. A rugged low frequency audio-type transistor should be used, and lead lengths between the PWM and transistor should be as short as possible to minimize the risk of oscillations. Even so, some types of transistors may require collector-base capacitance for stability. Up to 1 amp of load current can be obtained with excellent regulation if the device selected maintains high current gain.




Figure 1. Extending Reference Output Current

### Under-Voltage Lockout

The under-voltage lockout circuit protects the UC1526A and the power devices it controls from inadequate supply voltage. If +VIN is too low, the circuit disables the output drivers and holds the RESET pin LOW. This prevents spurious output pulses while the control circuitry is stabilizing, and holds the soft-start timing capacitor in a discharged state.

The circuit consists of a +1.2V bandgap reference and comparator circuit which is active when the reference voltage has risen to  $3V_{BE}$  or +1.8V at 25°C. When the reference voltage rises to approximately +4.4V, the circuit enables the output drivers and releases the RESET pin, allowing a normal soft-start. The comparator has 350mV of hysteresis to minimize oscillation at the trip point. When +VIN to the PWM is removed and the reference drops to +4.2V, the under-voltage circuit pulls RESET LOW again. The soft-start capacitor is immediately discharged, and the PWM is ready for another soft-start cycle.

The UC1526A can operate from a +5V supply by connecting the VREF pin to the +VIN pin and maintaining the supply between +4.8 and +5.2V.




Figure 2. Under-Voltage Lockout Schematic

### Soft-Start Circuit

The soft-start circuit protects the power transistors and rectifier diodes from high current surges during power supply turn-on. When supply voltage is first applied to the UC1526A, the under-voltage lockout circuit holds RESET LOW with Q3. Q1 is turned on, which holds the soft-start capacitor voltage at zero. The second collector of Q1 clamps the output of the error amplifier to ground, guaranteeing zero duty cycle at the driver outputs. When the supply voltage reaches normal operating range, RESET will go HIGH. Q1 turns off, allowing the internal 100µA current source to charge Cs. Q2 clamps the error amplifier output to  $1V_{BE}$  above the voltage on Cs. As the soft-start voltage ramps up to +5V, the duty cycle of the PWM linearly increases to whatever value the voltage regulation loop requires for an error null.




Figure 3. Soft-Start Circuit Schematic

### Digital Control Ports

The three digital control ports of the UC1526A are bi-directional. Each pin can drive TTL and 5V CMOS logic directly, up to a fan-out of 10 low-power Schottky gates. Each pin can also be directly driven by open-collector TTL, open-drain CMOS, and open-collector voltage comparators; fan-in is equivalent to 1 low-power Schottky gate. Each port is normally HIGH; the pin is pulled LOW to activate the particular function. Driving SYNC LOW initiates a discharge cycle in the oscillator. Pulling SHUTDOWN LOW immediately inhibits all PWM output pulses. Holding RESET LOW discharges the soft-start

# APPLICATIONS INFORMATION (cont.)

capacitor. The logic threshold is +1.1V at +25°C. Noise immunity can be gained at the expense of fan-out with an external 2k pull-up resistor to +5V.




Figure 4. Digital Control Port Schematic

## Oscillators

The oscillator is programmed for frequency and dead time with three components:  $R_T$ ,  $C_T$  and  $R_D$ . Two waveforms are generated: a sawtooth waveform at pin 10 for pulse width modulation, and a logic clock at pin 12. The following procedure is recommended for choosing timing values:

1. With  $R_D = 0\Omega$  (pin 11 shorted to ground) select values for  $R_T$  and  $C_T$  from the graph on page 4 to give the desired oscillator period. Remember that the frequency at each driver output is half the oscillator frequency, and the frequency at the +Vc terminal is the same as the oscillator frequency.
2. If more dead time is required, select a larger value of  $R_D$ . At 40kHz dead time increases by 400ns/Ω.
3. Increasing the dead time will cause the oscillator frequency to decrease slightly. Go back and decrease the value of  $R_T$  slightly to bring the frequency back to the nominal design value.

The UC1526A can be synchronized to an external logic clock by programming the oscillator to free-run at a frequency 10% slower than the SYNC frequency.

A periodic LOW logic pulse approximately 0.5μs wide at




Figure 5. Oscillator Connections and Waveforms

the SYNC pin will then lock the oscillator to the external frequency.

Multiple devices can be synchronized together by programming one master unit for the desired frequency, and then sharing its sawtooth and clock waveforms with the slave units. All  $C_T$  terminals are connected to the  $C_T$  pin of the master and all SYNC terminals are likewise connected to the SYNC pin of the master. Slave  $R_T$  terminals are left open or connected to  $V_{REF}$ . Slave  $R_D$  terminal may be either left open or grounded.




Figure 6. Error Amplifier Connections

## Error Amplifier

The error amplifier is a transconductance design, with an output impedance of 2MΩ. Since all voltage gain takes place at the output pin, the open-loop gain/frequency characteristics can be controlled with shunt reactance to ground. When compensated for unity-gain stability with 100pF, the amplifier has an open-loop pole at 800Hz.

The input connections to the error amplifier are determined by the polarity of the switching supply output voltage. For positive supplies, the common-mode voltage is +5.0V and the feedback connections in Figure 6A are used. With negative supplies, the common-mode voltage is ground and the feedback divider is connected between the negative output and the +5.0V reference voltage, as shown in Figure 6B.




Figure 7. Push-Pull Configuration

# APPLICATIONS INFORMATION (cont.)

## Output Drivers

The totem pole output drivers of the UC1526A are designed to source and sink 100mA continuously and 200mA peak. Loads can be driven either from the output pins 13 and 16, or from the +Vc, as required.

Since the bottom transistor of the totem-pole is allowed to saturate, there is a momentary conduction path from the

+Vc terminal to ground during switching; however, improved design has limited this cross-conduction period to less than 50ns. Capacitor decoupling at Vc is recommended and careful grounding of Pin 15 is needed to insure that high peak sink currents from a capacitive load do not cause ground transients.




Figure 8. Single-Ended Configuration






Figure 9. Driving N-Channel Power MOSFETs

## TYPICAL CHARACTERISTICS







### OSCILLATOR PERIOD vs RT and CT



### OUTPUT BLANKING



TYPICAL CHARACTERISTICS (Cont.)





**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">85515022A</a>	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	85515022A UC1526AL/ 883B
<a href="#">8551502VA</a>	Active	Production	CDIP (J)   18	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8551502VA UC1526AJ/883B
<a href="#">UC1526AJ</a>	Active	Production	CDIP (J)   18	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1526AJ
UC1526AJ.A	Active	Production	CDIP (J)   18	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1526AJ
<a href="#">UC1526AJ883B</a>	Active	Production	CDIP (J)   18	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8551502VA UC1526AJ/883B
UC1526AJ883B.A	Active	Production	CDIP (J)   18	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8551502VA UC1526AJ/883B
<a href="#">UC1526AL</a>	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1526AL
UC1526AL.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1526AL
<a href="#">UC1526AL883B</a>	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	85515022A UC1526AL/ 883B
UC1526AL883B.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	85515022A UC1526AL/ 883B
<a href="#">UC2526ADW</a>	Active	Production	SOIC (DW)   18	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2526ADW
UC2526ADW.A	Active	Production	SOIC (DW)   18	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2526ADW
UC2526ADWG4	Active	Production	SOIC (DW)   18	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2526ADW
<a href="#">UC2526ADWTR</a>	Active	Production	SOIC (DW)   18	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2526ADW
UC2526ADWTR.A	Active	Production	SOIC (DW)   18	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2526ADW
<a href="#">UC2526AN</a>	Active	Production	PDIP (N)   18	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-25 to 85	UC2526AN
UC2526AN.A	Active	Production	PDIP (N)   18	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-25 to 85	UC2526AN
UC2526ANG4	Active	Production	PDIP (N)   18	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-25 to 85	UC2526AN
<a href="#">UC3526ADW</a>	Active	Production	SOIC (DW)   18	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3526ADW
UC3526ADW.A	Active	Production	SOIC (DW)   18	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3526ADW
UC3526ADWG4	Active	Production	SOIC (DW)   18	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3526ADW
<a href="#">UC3526ADWTR</a>	Active	Production	SOIC (DW)   18	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3526ADW

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UC3526ADWTR.A	Active	Production	SOIC (DW)   18	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3526ADW
<a href="#">UC3526AN</a>	Active	Production	PDIP (N)   18	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UC3526AN
UC3526AN.A	Active	Production	PDIP (N)   18	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UC3526AN
<a href="#">UC3526J</a>	Active	Production	CDIP (J)   18	20   TUBE	No	SNPB	N/A for Pkg Type	0 to 70	UC3526J
UC3526J.A	Active	Production	CDIP (J)   18	20   TUBE	No	SNPB	N/A for Pkg Type	0 to 70	UC3526J

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF UC1526A, UC2526A, UC3526A, UC3526M :**

- Catalog : [UC3526A](#), [UC3526AM](#), [UC3526](#)

- Military : [UC2526AM](#), [UC1526A](#), [UC1526](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

## TUBE



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
85515022A	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1526AL	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1526AL.A	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1526AL883B	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1526AL883B.A	FK	LCCC	20	55	506.98	12.06	2030	NA
UC2526AN	N	PDIP	18	20	506	13.97	11230	4.32
UC2526AN.A	N	PDIP	18	20	506	13.97	11230	4.32
UC2526ANG4	N	PDIP	18	20	506	13.97	11230	4.32
UC3526ADW	DW	SOIC	18	40	507	12.83	5080	6.6
UC3526ADW.A	DW	SOIC	18	40	507	12.83	5080	6.6
UC3526ADWG4	DW	SOIC	18	40	507	12.83	5080	6.6
UC3526AN	N	PDIP	18	20	506	13.97	11230	4.32
UC3526AN.A	N	PDIP	18	20	506	13.97	11230	4.32

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025