TI TECH DAYS

Enable Differentiation and win with CLB in various applications, using the newly launched CLB configuration and simulation tool

Nima Eskandari

C2000 real-time microcontrollers



All of the content described are available at:

- Documents are available:
 - C:\ti\c2000\C2000Ware_VERSION\utilities\clb_tool\clb_syscfg\doc
 - CLB Tool User guide <u>https://www.ti.com/lit/pdf/spruir8</u>
 - Device TRMs with CLB included
 - F28X7x (F2837xS, F2837xD, F2807x)
 - F28004x
 - F2838x
 - F28002x
 - App. Note (SPRACL3) Designing with the C2000 Configurable Logic Block
 - <u>https://www.ti.com/lit/pdf/spracl3</u>
 - App. Note (SPRACO2) How to Migrate Custom Logic From an FPGA/CPLD to C2000[™] Microcontrollers
 - <u>https://www.ti.com/lit/pdf/spraco2</u>
 - More information available here




2

Agenda

- C2000[™] Real-Time Controller Overview
- CLB Overview
- CLB Architecture
- CLB Connectivity
- SysConfig based CLB Tool
 - SysConfig Overview
 - Tool Capabilities, Inputs/Outputs
 - CLB Development flow
 - Roadmap




Where is C2000 Real-time Control?



C2000[™] real-time controllers overview

Scalable, **ultra-low latency**, **real-time controller** platform designed for efficiency in power electronics, such as high power density, high switching frequencies, GaN and SiC technologies






C2000[™] Real-Time Control Microcontrollers

TEXAS

5

C2000[™] Real-Time Controller Portfolio



C2000[™] families address wideranging real-time control applications to sense feedback, process a control response, and actuate the system with <u>minimal</u> <u>latency</u>

- Price points from entry to top performance
- Application-tuned feature-sets
- Integrated flash memory sizes from 16 kB to 1.5 MB
- Temperature ranges from -40°C to 125°C and AEC-Q100 (automotive) qualification
- <u>Security enablers</u> including software IP protection and debug security
- <u>Functional Safety</u> compliant
- Wide-array of package options




^Derformance & Features

CLB Overview



Integrate custom logic and Augment peripheral capability in your real-time MCU applications

Customized logic is usually done in a system by adding FPGAs, CPLDs, or external logic. These systems almost always still include a traditional microcontroller as well.




C2000 Configurable Logic Block (CLB) enables customization in a microcontroller based real-time control system while eliminating or reducing the size of the FPGA, CPLD, or external logic



8

Why C2000 Configurable Logic Block Peripheral



Configurable Logic Block gives the ability to:

NMI Wa 192 Ji

- Build logic around and augment existing on-chip peripherals like ePWM, eCAP, eQEP, and GPIOs
- Implement independent custom logic



Typical Applications: Replacing CPLD/FPGA, ASICs



Reduces system cost Improves system performance

- Applications which require external FPGAs/CPLDs along with C2000[™] Real-Time Controller→ Potential replacement with CLB
- Reduces feedback latency thus improving control loop time
- Reduces the cost and board area of adding external devices like FPGAs or ASICs






CLB Advantages

- CLB has certain advantages over CPLDs/FPGAs:
 - Residing inside the Real-Time Controller, CLB has direct access to key CPU and peripheral signals
 - Internal CPU/peripheral signals can be used to supplement or modify logic inside control peripherals and external glue logic
 - Built-in simple programmable processor (HLC) facilitates data transfers between CLB and MCU memory. Up to four stored programs can be triggered by low-to-high transition of selected internal CLB signals.
 - Timing of CLB signals already designed for the specified frequency any logic that is created using CLB is guaranteed to meet the timing requirements
 - Fully S/W configurable and can be changed easily




Insert Custom Logic Inside Existing Peripherals





CLB Connections

- Insert CLB inside a peripheral
 - Override internal peripheral signals using CLB outputs
- GPIO to CLB to GPIO
 - Design new peripherals inside the Real-Time controller
- Precondition signals before entering a peripheral
- Add logic before sending signals outside of the chip
 - Replace CPLD/FPGA






Target Applications

Few areas listed as examples below

- Automotive
 - Advanced PWM Protection schemes for reliability and safety
 - Multi-level inverters
 - Burst Mode PWM
 - PWM periodic blanking of pulses (thinning)
 - Complex PWM generation
- General Purpose
 - Filters
 - Signal conditioning
 - Task profiling / Time threshold monitoring
 - Complex sequence detection on signals (beyond ECAP)
 - Position encoder interfaces
 - PTO (Pulse Train Output)





Some Automotive Use Cases


Use Case	Description
Independent external clock monitor	Provide single clock cycle detection of critical clock failure. Provides HW robustness and full coverage vs. SW clock monitoring.
Trip ePWM as a function of eQEP position	Independent control of ePWM trip zones as a function of eQEP position. Creative control of ePWM signals in complex systems and elimination of external circuitry.
Advanced logic ePWM trip	Advanced logic for ePWM trip zones. Solves deep system requirements without complex SW or external logic.
Sync eQEP with external signal	Synchronization of eQEP counts to external signals for downstream synchronous logic. Eliminates CPLD or external circuitry.
Time stamp generation	Use CLB to provide time stamp conditionally. Provides additional flexibility.



CLB Architecture



CLB System Architecture



- 8/4/2 independent CLBs depending on the device
- High connectivity to: ePWM, eQEP, eCAP, Trip Events, GPIOs
- 100MHz (150 MHz on F2838x)
- Simplified Timing Closure
- Standard Cell Gate construct (not a hard macro)




Inside the CLB

CLB 1

Output 4-state FSM LUT #0 4-input LUT Counter block (with LUT-4 fn) Output LUT #1 4-state FSM 4-input LUT Counter block (with LUT-4 fn) Output LUT #2 4-state FSM 4-input LUT Counter block (with LUT-4 fn) Output High-Level Controller (HLC) LUT #7 18


LUT = Look Up Table FSM = Finite State Machine





CLB Connectivity







CLB X-BAR, Local and Global Mux Signals

• Some of the many, CLB X-BAR, Local and Global Mux signals

	Table 12-1. (Global Signals and Mux Select	ion						
Global Input Mux Bit Positio	It Mux Bit Position Signal Name Instance Name								
0		ePWMxA	EPWM1						
1		PWMA[OE] (1)	EPWM1						
2		ePWMxB	EPWM1		Table 12-2. Local Signals and Mux Selection				
3		PWMB[OE] (1)	EPWM1	Bit		Instance Name	Instance Name	Instance Name	Instance Name
4		CTR=ZERO	EPWM1	Position	Signal Name	(for CLB1)	(for CLB2)	(for CLB3)	(for CLB4)
5		CTR=PRD	EPWM1	0	Global Mux input	Global Mux input	Global Mux input	Global Mux input	Global Mux input
6		CTR_Dir	EPWM1	1	DCAEVT1	EPWM1	EPWM2	EPWM3	EPWM4
7		TBCLK	EPWM1	2	DCAEVT2	EPWM1	EPWM2	EPWM3	EPWM4
8		CTR=CMPA	EPWM1	3	DCBEVT1	EPWM1	EPWM2	EPWM3	EPWM4
9		CTR=CMPB	EPWM1	4	DCBEVT2	EPWM1	EPWM2	EPWM3	EPWM4
10		CTR=CMPC	EPWM1						
11		CTR=CMPD	EPWM1	5	DCAH	EPWM1	EPWM2	EPWM3	EPWM4
12		PWMA[AQ] (2)	EPWM1	6	DCAL	EPWM1	EPWM2	EPWM3	EPWM4
13		PWMB[AQ] (2)	EPWM1	7	DCBH	EPWM1	EPWM2	EPWM3	EPWM4
				8	DCBL	EPWM1	EPWM2	EPWM3	EPWM4
Table 9-3. CLB X-BAR Mux Configuration Table				OST	EPWM1	EPWM2	EPWM3	EPWM4	
Mux 0 1		2	3	CBC	EPWM1	EPWM2	EPWM3	EPWM4	
0	CMPSS1.CTRIPOUTH	CMPSS1.CTRIPOUTH_OR_CTRIPOUTL	ADCAEVT1	ECAP1OUT	ECAPIN	ECAP1	ECAP2	ECAP3	ECAP4
1	CMPSS1.CTRIPOUTL	INPUTXBAR1	CLB1_OUT4	ADCCEVT1	ECAP OUT	ECAP1	ECAP2	ECAP3	ECAP4
2	CMPSS2.CTRIPOUTH	CMPSS2.CTRIPOUTH_OR_CTRIPOUTL		ECAP2OUT	ECAP OUT EN	ECAP1	ECAP2	ECAP3	ECAP4
3	CMPSS2.CTRIPOUTL CMPSS3.CTRIPOUTH	INPUTXBAR2	CLB1_OUT5 ADCAEVT3	ADCCEVT2 ECAP3OUT	CEVT1	ECAP1	ECAP2	ECAP3	ECAP4
4	CMPSS3.CTRIPOUTH	CMPSS3.CTRIPOUTH_OR_CTRIPOUTL INPUTXBAR3	CLB2 OUT4	ADCCEVT3					
5	CMPSS4.CTRIPOUTH	CMPSS4.CTRIPOUTH OR CTRIPOUTL	_	ECAP4OUT	CEVT2	ECAP1	ECAP2	ECAP3	ECAP4
7	CMPSS4.CTRIPOUTL	INPUTXBAR4	CLB2 OUT5	ADCCEVT4	CEVT3	ECAP1	ECAP2	ECAP3	ECAP4
, ,	CMPSS5.CTRIPOUTH	CMPSS5.CTRIPOUTH OR CTRIPOUTL	-	ECAP5OUT					
9	CMPSS5.CTRIPOUTL	INPUTXBAR5	Reserved	Reserved					
10	CMPSS6.CTRIPOUTH	CMPSS6.CTRIPOUTH_OR_CTRIPOUTL		ECAP6OUT					
11	CMPSS6.CTRIPOUTL	INPUTXBAR6	Reserved	Reserved					
12	CMPSS7.CTRIPOUTH	CMPSS7.CTRIPOUTH OR CTRIPOUTL	ADCBEVT3	ECAP7OUT	1				

CLB Inputs

- CLB also has access to communication peripheral signals such as:
 - FSI
 - SPI
 - SCI
 - ETHERCAT
- CLB also has access to debug signals:
 - ERAD
 - CPU HALT signals



CLB Outputs

- CLB outputs can be connected to:
 - GPIOs (Output X-BAR, CLB Output X-BAR)
 - Or override internal signals inside the device/peripherals

CLB Instance	CLB Output Signal	Peripheral Signal	Peripheral Name			
	CLB1					
CLB1	CLB1_OUT0_0	PWMA	EPWM1			
CLB1	CLB1_OUT1_0	PWMA_OE	EPWM1			
CLB1	CLB1_OUT2_0	PWMB	EPWM1			
CLB1	CLB1_OUT3_0	PWMB_OE	EPWM1			
CLB1	CLB1_OUT4_0	AQ_PWMA	EPWM1			
CLB1	CLB1_OUT5_0	AQ_PWMB	EPWM1			
CLB1	CLB1_OUT6_0	DB_PWMA	EPWM1			
CLB1	CLB1_OUT7_0	DB_PWMB	EPWM1			
CLB1	CLB1_OUT0_1	QCLK	EQEP1			
CLB1	CLB1_OUT1_1	QDIR	EQEP1			
CLB1	CLB1_OUT2_1	QB	EQEP1			
CLB1	CLB1_OUT3_1	QA	EQEP1			
CLB1	CLB1_OUT4_1	-	All XBARs (CLB, OUTPUT, EPWM)			
CLB1	CLB1_OUT5_1	-	All XBARs (CLB, OUTPUT, EPWM)			
CLB1	CLB1_OUT6_1	ECAPIN 16	ECAP1, ECAP2			
CLB1	CLB1_OUT7_1	ECAPIN 17	ECAP1, ECAP2			
CLB1	CLB_OUT16		Global Mux			
CLB1	CLB_OUT17		Global Mux			
CLB1	CLB_OUT18		Global Mux			
CLB1	CLB_OUT19		Global Mux			
CLB1	CLB_OUT20		Global Mux			
CLB1	CLB_OUT21	SPISTE(OUT)	SPIA,Global Mux			
CLB1	CLB_OUT22	SPISIMO(OUT)	SPIA,Global Mux			








How do you configure the CLB?


- CLB Tool is a Code Composer Studio (CCS) SysConfig plug-in
- GUI based tool to configure and program each CLB tile
- Simulation and Visualization tool to verify logic
- Feature Examples in <u>C2000Ware</u> and System examples in application Software Development Kits






CLB Tool

GUI tool to configure the CLB peripheral





CLB Tool Development Flow





CLB Examples


- Most examples for a peripheral
 - Simple building block examples
 - Complex system level examples
 - New feature examples

😚 Import CCS Projects				×	
Import CCS Projects Import existing CCS Projec	ts or example CCS Projects.		Z		
• Select search-directory:	C:\ti\c2000\C2000Ware_3_02_00_00\driverlib\f2838x\exam	nples\ci	Browse	ə	
O Select archive file:			Browse	2	
Discovered projects:					
Clb_empty [clb_er	mpty.projectspec]	^	Select	All	
	orial_logic [clb_ex1_combinatorial_logic.projectspec]		Deselect	t All	
	Image: Constant interrupt is the state interrupt is constant interrupt is constant interrupt interrupt interrupt is constant interrupt interrupt is constant interrupt interrupt interrupt is constant interrupt interrupt is constant interrupt interrupt interrupt interrupt interrupt is constant interrupt interrup				
	ntersect [clb_ex12_output_intersect.projectspec]		Refres		
	II [clb_ex13_push_pull.projectspec]				
	e [clb_ex14_multi_tile.projectspec]				
Clb_ex15_tile_to_ti	le_delay [clb_ex15_tile_to_tile_delay.projectspec]				
Clb_ex17_one_sho	t_pwm [clb_ex17_one_shot_pwm.projectspec]				
Clb_ex18_aoc [clb]					
Clb_ex19_aoc_rele					
🔲 🗟 clb_ex2_gpio_inpu	it_filter [clb_ex2_gpio_input_filter.projectspec]				
	[clb_ex20_clbxbars.projectspec]				
Elements of the second seco					
Clb_ex22_serializer					
	_ex23_lfsr.projectspec]				
	owm [clb_ex3_auxiliary_pwm.projectspec]				
	tection [clb_ex4_pwm_protection.projectspec]				
	ndow [clb_ex5_event_window.projectspec] b_ex6_siggen.projectspec]				
	ib_exo_siggen.projectspecj	~			
<		>			




FSM Example: CCS Implementation (2/3)

CLB Tile Configuration





FSM Example: CLB Simulation





Roadmap: CLB Type 2 and Type 3 Additional Features

CLB TYPE 2

- Asynchronous Output Conditioning Block (AOC)
 - Inverting, Gating, Set/Reset, Delay capabilities
 - Used to pre-condition signals

COUNTER serializer mode

- Operate COUNTER as serializer/shift register
- Operate COUNTER as linear feedback shift register
- Ideal for communication peripheral design

HLC

- Trigger events on both rising/falling edge of signals
- Use CLB outputs as the source of the event triggers

Clock Prescalar

3Q20 Release

TILE to TILE connections through input muxes

CLB TYPE3

Faster speed of operation at 150 MHz Pipeline mode

- COUNTER uses pipelined version of the active counter register
- HLC uses pipelined of the CLB output signals Continuous export of data from CLB
 - Uses SPI RX buffer to continuously export 16-bit data out of the CLB to the CPU.

1Q21 Release



CLB in C2000 Devices

Device Family	Number of CLB Instances	CLB Type	CLB XBARS
F2807x F2837xS F2838xD	4	Туре 1	CLB X-BAR
F28004x	4	Туре 2	CLB X-BAR
F2838x	8	Туре 3	CLB X-BAR CLB Input X-BAR CLB Output X-BAR
F28002x	2	Туре 3	CLB X-BAR CLB Input X-BAR CLB Output X-BAR



Software

- Code Composer Studio (CCS) version 9.3 or later
 - http://www.ti.com/tool/ccstudio-c2000
- C2000Ware latest version
 - http://www.ti.com/tool/C2000WARE
- Other 3rd party software (refer to CLB tool user guide section 2.2)
 - GCC compiler
 - Download "tdm-gcc" from the following link:<u>http://sourceforge.net/projects/tdm-gcc/files/TDM-GCC%20Installer/tdm-gcc-webdl.exe/download</u>
 - Simulation Viewer
 - Download the waveform viewer GTKwave from this link: <u>https://sourceforge.net/projects/gtkwave/files/</u>



Resources

- www.ti.com/c2000clb
- <u>C2000Ware</u> including the <u>CLB Tool User's Guide [SPRUIR8]</u>
- Application Note: How to Design with the CLB [SPRACL3]
- Application Note: How to Migrate from FPGA/CPLD to CLB [SPRAC02]
- Video Training Series: https://training.ti.com/clbtooloverview

Integrate custom logic and Augment peripheral capability in your real-time Controller applications



Video Training


- Configurable Logic Block (CLB) introduction
 - https://training.ti.com/c2000-configurable-logic-block-clb-introduction
- CLB architecture
 - <u>https://training.ti.com/c2000-configurable-logic-block-clb-architecture</u>
- CLB Programming Tool
 - https://training.ti.com/c2000-configurable-logic-block-clb-programming-tool



Appendix Additional CLB Architecture Information




CLB Sub-Modules






CLB Structure




CLB Input Connections



- The Local Bus connects 1 CLB to multiple signals within one instance of the ePWM, eQEP, and eCAP blocks.
 - Each CLB is connected to a **unique** peripheral instance.
 - Examples: PWM Digital Compare events, eCAP Capture event inputs, QEP A/B and Index/Strobe outputs.
- The GLOBAL Bus connects to ALL CLBs and passes various signals of PWMs 1-4 and the CLB Xbar.
- The Muxes for both buses are contained in the Input Select block, which also contains input latching/filtering functions




CLB Connections



- Local (input) Bus has dedicated connections to specific instances of EPWM,EQEP,ECAP
- Output bus (duplicated from 8 to 16) has direct connections to these same peripherals, plus CLB (system) crossbar
- **Global (input) Bus** has connections to many peripherals, including system crossbars



CLB Inputs: Input Selection & filtering



- Input Multiplexers for Global and Local Buses
- Input synchronizer (Synchronization is required in most cases)
- Input Filtering (Rising edge, Falling edge, Both edge detect logic)
- Software-writable input (GP_Reg[n])





©2020 Texas Instruments Incorporated. All rights reserved.

The material is provided strictly "as-is" for informational purposes only and without any warranty. Use of this material is subject to TI's **Terms of Use**, viewable at TI.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated