

Agenda

- Introduction
- Overview to industrial drives and automotive functional safety standards
- Safe torque off concepts and industrial drive STO example
- Safe motion MCU architectures and C2000 MCU safety support
- Automotive functional safety example
- Conclusion

Introduction | Why safety matters in high-voltage applications







 Hazard example: Electrical shock



 Isolation is key for overall reliable and safe system operation with a human interface (electrical safety)




- Hazard example: Robot moves unintended and may injure the human operator
- Hazard example: During an unintended power loss robot arm may injure the human operator
- How to reduce the probability of a hazard to an acceptable risk?



 Functional safety is key for the overall risk reduction of hazards: Sensing & real-time processing of faulty scenarios and actuating to the safe state to prevent accidents




High voltage servo drive | Simplified block diagram






High voltage servo drive | Simplified block diagram



Source: www.ti.com/lit/cr/szzq123r/szzq123r.pdf



Industrial drives/machinery standards | Predefined safety function examples

Standard	Title
ISO 13849	Safety of machinery Safety- related parts of control systems
IEC 61508	Functional safety of electrical/electronic/programm able electronic safety-related systems
IEC 62061	Safety of machinery - Functional safety of safety-related electrical, electronic and programmable electronic control systems
IEC 61800-5-2	Adjustable speed electrical power drive systems – Part 5-2: Safety requirements – Functional


- Based on Performance Level (PL) and Category (Cat)
- Based on Safety Integrity Level (SIL)


Industrial drives/machinery standards | Predefined safety function examples

Standard	Title
ISO 13849	Safety of machinery Safety- related parts of control systems
IEC 61508	Functional safety of electrical/electronic/programm able electronic safety-related systems
IEC 62061	Safety of machinery - Functional safety of safety-related electrical, electronic and programmable electronic control systems
IEC 61800-5-2	Adjustable speed electrical power drive systems – Part 5-2: Safety requirements – Functional

- Based on Performance Level (PL) and Category (Cat)
- Based on Safety Integrity Level (SIL)

Safety function IEC 61800-5-2	Acronym
Safe Torque Off	STO (1)
Safe Stop 1	SS1
Safe Stop 2	SS2
Safe Operating Stop	SOS
Safe Brake Control	SBC
Safely-Limited Speed	SLS
Safely-Limited Torque	SLT
Safe Speed Monitor	SSM
Safe Motor Temperature	SMT
Safe Cam	SCA









Industrial machinery | ISO 13849 designated safety architecture

ISO13849 categories examples and hardware fault tolerance (HFT)



- IEC 61800-5-2 (IEC 61508): Hardware fault tolerance (HFT) not designated, as long desired SIL level met
- IEC61800 SIL 3 equivalent to ISO13849 Performance Level PL e requires min. category 3 (HFT=1)
- Safe drives often certified for both safety standards, typically see dual channel systems with HFT=1


ISO 26262 Functional Safety



- Automotive-specific risk-based approach for ASIL determination
- Provides guidelines across lifecycle phases, i.e., Concept → development → production → operation, service, and → decommissioning
 - V-model as reference for phases of product development

Source: ISO 26262-1:2018 Figure 1 — Overview of the ISO 26262 series of standards


ISO 26262 Functional Safety




- Automotive-specific risk-based approach for ASIL determination
- Provides guidelines across lifecycle phases, i.e., Concept → development → production → operation, service, and → decommissioning
 - V-model as reference for phases of product development
- Key Differences with Industrial Functional Safety:
 - Industrial system identifies Equipment Under Control (EUC) and the associated Safety Instrumented Function. This distinction of the safety function is not always possible in Automotive
 - **2. Risk assessment** in automotive takes into account the Severity, Exposure, and **Controllability** of the situation by the driver
 - Low-volume Industrial systems vs Automotive systems are massmarket, production-related lifecycle phases
 - 4. Automotive development is **across multiple organizations**, relations between customers and suppliers
 - Typical System safety architecture for higher functional safety is 1002 for Industrial and 1001D for Automotive applications

Source: ISO 26262-1:2018 Figure 1 — Overview of the ISO 26262 series of standards

Realizing safe torque off | Options to disable torque generating power to the motor




STO subsystem | Architecture examples cutting off supply






STO subsystem | Architecture examples disabling PWM




13

Architecture 2 system example | TÜV SÜD-assessed safe torque off (STO) reference design for industrial drives




14

Architecture 2 system example | TÜV SÜD-assessed safe torque off (STO) reference design for industrial drives



Concept example | STO-1 load switch subsystem



Failure modes and diagnostic coverage | Where to get the information?

Challenge? ISO13849-2:2012 Annex D does not list magnetic and capacitive isolators

- ISO 13849-2:2012 Annex D
- IEC 61800-5-2:2016 paragraph D.3 Fault Models
- ISO 26262 Part 11 section 5.1.4, 5.2.2, 5.3.2
- IEC 61508 Part 2 Annex A
- IEC 61709 Annex A
- Handbooks and References Databases
 - Exida Electronic Component Reliability Handbook
 - Quaterion.com FMD-2016

Isolator fault model | Reference to IEC 61800-5-2

Table D.5 – Signal Isolation components

IEC 61800-5-2 is generic and does not specify the type of isolation (optical, magnetic or capacitive)

Fault considered	Fault exclusion	Remarks
Open-circuit of individual connection	None	
Short-circuit between any two input connections	None	
Short-circuit between any two output connections	None	
Short-circuit between any two connections across	Short-circuit across the	The Signal Isolation component is built in accordance with OVC III according to IEC 61800-5-1.
the isolation barrier	isolation barrier can be excluded if remarks	If a SELV/PELV power supply is used, pollution degree 2/ OVC II applies.
	1) and	NOTE All requirements of IEC 61800-5-1:2007, 4.3.6 apply.
	2) are fulfilled.	Measures are taken to ensure that an internal failure of the Signal Isolation component cannot result in excessive temperature of its insulating material.

Fault exclusion: See an example with TI's isolated gate drivers on next two slides

Source: IEC 61800-5-2:2016, D.3.13 Signal Isolation components (the requirements of Table D.5 apply)

Insulation specification | UCC21750 5.7kVrms, single-channel isolated gate driver



UCC21750

SLUSD78C - FEBRUARY 2019 - REVISED JANUARY 2023

6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	AL		•	
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	> 8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	> 8	mm
DTI	Distance through the insulation	Minimum internal gap (Internal clearance) of the double insulation (2 × 0.0085 mm)	> 17	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
		Rated mains voltage ≤ 300 V _{RMS}	I-IV	
	Overvoltage Category per IEC 60664-1	Rated mains voltage ≤ 600 V _{RMS}	I-IV	1
		Rated mains voltage ≤ 1000 V _{RMS}	I-III	1

✓ UCC21750 insulation meets IEC 61800-5-2 table D.5 overvoltage category III for AC mains ≤ 1000Vrms

Safety limiting values to avoid excessive temperatures | Example UCC21750


6.7 Safety Limiting Values [UCC21750 data sheet example]

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
	Safety input, output, or supply	$R_{\theta JA} = 68.3$ °C/W, $V_{DD} = 15$ V, $V_{EE} = -5$ V, $T_{J} = 150$ °C, $T_{A} = 25$ °C			61	mA
^{IS} current		$R_{\theta JA} = 68.3$ °C/W, $V_{DD} = 20$ V, $V_{EE} = -5$ V, $T_{J} = 150$ °C, $T_{A} = 25$ °C	49		ША	
Ps	Safety input, output, or total power	$R_{\theta JA} = 68.3$ °C/W, $V_{DD} = 20$ V, $V_{EE} = -5$ V, $T_{J} = 150$ °C, $T_{A} = 25$ °C			1220	mW
T _S	Safety temperature				150	°C

 intend to minimize potential damage to the isolation barrier upon failure of input or output circuitry.




See also application note: <u>Understanding failure</u> modes in isolators




Limit e.g. supply current with resistor or LDO/DCDC with current limit

Load switch safe subsystem | Safe Failure Fraction example using FMEA with TPS22918-Q1 load switch



TPS22918-Q1 load switch subsystem



- ✓ Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11 and Siemens norm SN29500
- ✓ FMD (below)

3 Failure Mode Distribution (FMD)


The failure mode distribution estimation for TPS22918-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.


Table 3-1. Die Failure Modes and Distribution	Table 3-1.	Die Failure	Modes and	Distribution
---	------------	-------------	-----------	--------------

Die Failure Modes	Failure Mode Distribution (%)	
VOUT open or Hi-Z	25%	
VOUT stuck on (VIN)	15%	
VOUT outside specification (voltage or rise time)	45%	
QOD stuck on	5%	
QOD stuck off	5%	
Pin to pin short (any two pins)	5%	

Load switch safe subsystem | Safe Failure Fraction example using FMEA with TPS22918-Q1 load switch



TPS22918-Q1 load switch subsystem



- ✓ Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11 and Siemens norm SN29500
- ✓ FMD (below)

3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for TPS22918-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress


Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)	
VOUT open or Hi-Z	25%	Safe failure
VOUT stuck on (VIN)	15%	 Dangerous failure detected
VOUT outside specification (voltage or rise time)	45%	Dangerous failure detected
QOD stuck on	I	Not used, safe Failure
QOD stuck off	F0/	Not used, safe Failure
Pin to pin short (any two pins)	5%	Example assume 50% safe failure
		and diagnostics identifies 90% of
✓ SFF _{TPS} : 99.75%		dangerous faults




22

Example | Functional-safety-enabled servo drive



Example | Functional-safety-enabled servo drive



Safe motion architectures with HFT=1 | Comparison

Parameter	Separate safety MCUs	One MCU with integrated safety	Two MCUs with integrated safety
Block diagram	Comms MCU AC Motor Angle encoder Safe B MCU Safe A MCU	Comms MCU & Safe A Motor Angle encoder Safe B MCU	Comms MCU & Safe B Control MCU & Safe A AC Motor Angle encoder
BOM / Space	-	o	+
Scalability HW	+	o	-
Firmware upgrade	+	o or + ⁽¹⁾	o or + ⁽¹⁾
Diversity	o ⁽²⁾ or +	+	+
Example EE	AC inverter, servo drive, robotics	AC inverter, servo drives, robotics	Robotics
TÜV concept report	✓ C2000 MCU (requires NDA)	✓ C2000/Sitara MCU (requires NDA)	

System safety	Diagnostic coverage (each MCU) ⁽³⁾
SIL 3, Cat 3 PL e	≥90%
SIL3, Cat 4 PL e	≥99%

⁽³⁾ Functional safety certified MCUs with multi-core CPUs like TMS320F28388D and Sitara AM6441 ease functional safety development and accelerate time to market



⁽¹⁾ If dual core systems, free from interference


⁽²⁾ Typically safe MCU1 equal to MCU2

C2000™ Real-time microcontrollers overview

C2000°
Real-time
Microcontrollers

TEXAS
INSTRUMENTS

Scalable, ultra-low latency, real-time controller platform designed for efficiency in power electronics, such as high power density, high switching frequencies, GaN and SiC technologies



C2000 MCU architecture | Key safety mechanisms



- Redundant and diverse sensing peripherals, ADC and CMPSS
- Built-in HW sensor data processing & result comparison
- Extensive interconnection between Sensors and Actuators via XBAR → Activate safe state independent of CPU



- · Dual Core Lock-step CPU
- Diverse architecture CPUs, 2-Cores (C28x and CLA) for implementation of "Reciprocal Comparison"
- HWBIST for CPU: Periodic, online detection of faults with 90%DC → Provides diagnostics for long runtime Industrial



- Redundant PWM modules with configurable safestate control (TRIP, Hi, Low states of output on faults detected)
- Smart on-chip monitoring of outputs supported in HW (eCAP, WADI)
- CLB: Implement complex safe states ASC and complex safety functions, eliminating CPLD/FPGA



- Support for End-to-end safety for Communication peripherals
- Systematic & Independent Fault/Error Handling, End-to-End safety on MCU interconnect, ECC/Parity on all SRAMs → Reduce the
 probability of dangerous failure, and increase the availability of safety functions



- Coexistence, Common Cause Failures(CCF)
- Dedicated on-chip clock monitors to detect CCF
- MPU, DCSM: "Achieve co-existence of safety functions with real-time control": white paper
- Built-in HW support for diagnostics: Logic Power-On Self Test, MCU Diagnostics ERAD, BG-CRC, EPG to help implementation of diagnostic functions

🜵 Texas Instruments

C2000 MCU safety support

MCU Safety built-in **HW** Features

Key safety features	F2838x	F2837x F2807x	F28003x	F28002x	F280015x
SIL-3 Compliant Development Process	✓	✓	√	✓	✓
Random Hardware Capability	SIL-2	SIL-2	SIL-2	QM	SIL-2
Systematic Capability	SIL-3	SIL-3	SIL-3	SIL-3	SIL-3
Redundant and diverse processing units (C28x and CLA) for implementing safety functions	√	✓	✓	Х	Lockstep C28x
Memory parity	✓	✓	Х	Х	✓
Memory ECC	✓	✓	✓	✓	√
Memory BIST (MPOST)	✓	Х	✓	✓	✓
Dual Core Security Module (DCSM) to achieve non-interference between software elements	√	✓	√	✓	✓
Windowed watch-dog timer with independent clock	✓	✓	√	✓	✓
Hardware CRC acceleration	✓	✓	√	✓	√
Hardware BIST (HWBIST): Permanent fault coverage of 90%+ for C28x CPU	✓	✓	✓	√	X C28x-STL (60% coverage)
CLA-Self Test Library (STL)	✓	✓	✓	N/A	N/A
Redundant and independent ADC / PWM Modules	✓	✓	√	✓	√
Redundant Configurable Logic Block (CLB) option	✓	✓	√	✓	N/A
Safety Manual: detailed product overview, capabilities and constraints, TI development process, safety elements, and safety diagnostics.	SFFS022	SPRUI78	Beta available - contact TI	SPRUIT5	Beta available - contact TI
Device Certification	SSZQQM2	SWAQ009	Coming soon	Not planned	Coming soon


Collateral, **SW** library support for system-level certification

	ooranoanon
Safety collateral	
Development Process Certificate <u>Hardware</u> <u>Software</u>	TUV-SUD certificate for QRAS-AP00210. Functional safety development process for IEC 61508-2 and ISO 26262-5 Compliant Components
C2000 Safety package*	By request and NDA required. Package includes below elements: - Technical Report on Random HW Capability - Technical Report on Systematic Capability - MEDA: A failure mode, effects and diagnostic analysis (FMEDA) is used in the development stage to provide a detailed analysis of different failure modes, the associated effects of failure modes, diagnostics and the impact of any implemented diagnostics/ safety mechanisms in terms of diagnostic overage. 5 part FMEDA training video series. - Device Concept Assessment - SAR (Safety Analysis Report): Contains results of safety analysis according to the targeted functional safety standards.
Software diagnostic library	A library of modules and examples demonstrating safety features and mechanisms. Examples include CPU, memory, clocks/ watchdogs, HWBIST, etc. F287x107x supported through this library. All other F28x series supported by libraries released in C2000Ware.
CLA co-processor self-test library	Library to perform start-up and periodic tests for CLA logic integrity
Compiler qualification kit	Compare compiler coverage for customer use cases against coverage of TI compiler release validations
Safety certified RTOS (SafeRTOS)	Pre-certified safety Real Time Operating System (RTOS)
MathWorks simulation & code generation	IEC certification kit helps you qualify MathWorks code generation and verification tools to streamline certification of your embedded systems

Source: www.ti.com/lit/swab013


FMEDA | Customize to your requirements

Blue Tabs Green Tabs



FMEDA | Customize to your requirements

Short description of the worksheets **Blue Tabs** Input Required in worksheet Green FMEDA output worksheet Tabs FIT Estimation Product function tailoring Purpose: this excel sheet allows for application specific tailoring of the subset of device used for safety goal or safety function Safety Mechanisms tailoring Purpose: In this excel sheet the use of individual Safety Mechanisms (SM) can be enabled/disabled Purpose: this excel sheet allows pin level application specific tailoring and allows for applying pin level customer specific safety mechanisms not listed in the safety manual Custom diagnostics Purpose: this excel sheet allows for applying customer specific safety mechanisms (at the sub module level) not listed in the safety manual Purpose: this excel sheet reports summarized ISO26262 FIT rates and metrics computation results Details-ISO26262 Purpose: this excel sheet reports module level details of ISO26262 FIT rates and metrics computation results Summary-IEC61508 Purpose: this excel sheet reports summarized IEC61508 FIT rates and metrics computation results Purpose: this excel sheet reports module level details of IEC61508 FIT rates and metrics computation results Safety Pin Level Custom **Product** Tailoring Diagnostics **Function** Mechanism Estimation **Tailoring Tailoring**



FMEDA | Customize to your requirements

Short description of the worksheets **Blue Tabs** Input Required in worksheet Green FMEDA output worksheet Tabs FIT Estimation Product function tailoring Purpose: this excel sheet allows for application specific tailoring of the subset of device used for safety goal or safety function Safety Mechanisms tailoring Purpose: In this excel sheet the use of individual Safety Mechanisms (SM) can be enabled/disabled Purpose: this excel sheet allows pin level application specific tailoring and allows for applying pin level customer specific safety mechanisms not listed in the safety manual Custom diagnostics Purpose: this excel sheet allows for applying customer specific safety mechanisms (at the sub module level) not listed in the safety manual Summary-ISO26262 Purpose: this excel sheet reports summarized ISO26262 FIT rates and metrics computation results Details-ISO26262 Purpose: this excel sheet reports module level details of ISO26262 FIT rates and metrics computation results Summary-IEC61508 Purpose: this excel sheet reports summarized IEC61508 FIT rates and metrics computation results Purpose: this excel sheet reports module level details of IEC61508 FIT rates and metrics computation results

Product Function Estimation **Tailoring**

Safety Mechanism **Tailoring**

Pin Level Custom Tailoring Diagnostics Summary Detailed ISO26262

ISO26262

Summary IEC61508 Detailed IEC61508

31

Assumed safety integrity target for MCU ASIL-B (Default)

C28x CPU is safety related and requires to satisfy,

CPU SPFM > 90% CPU LFM > 60%

6.2.8 Reciprocal Comparison by Software

Each CPU subsystem has a pair of diverse processing units (C28 and CLA) with different architecture and instruction set. This enables one processing unit to be used for handling the time critical portion code (control CPU) and other processing unit (supervisor CPU) to execute non critical portion of the code, perform diagnostic functions and supervise execution of the control CPU as indicated in Figure 13.

In case of identification of fault during diagnostic functions of the supervisor CPU, it can cause the C2000 MCU to move to a safe state. This concept, "reciprocal comparison by software in separate processing units" acts as a 1001D structure providing high diagnostic coverage for the processing units as per ISO26262-5, Table D.4. The comparison need to be performed several times during a FTTI. Reciprocal comparison is a software diagnostic feature and hence care should be taken to avoid common mode failures. The final attained coverage will depend on quality of comparison (determined by extend and frequency of cross checking). The proposed cross checking mechanism allows for hardware and software diversity since different processors with different instruction set and compiler is used for enabling this. The diversity can be further increased by having separate algorithms being executed in both the cores. In case, failure is identified during reciprocal comparison, NMI can be triggered by software and this in turn will assert ERRORSTS.

(DC = 90%)

Assumed safety integrity target for MCU ASIL-B (Default)

C28x CPU is safety related and requires to satisfy,

CPU SPFM > 90% CPU LFM > 60%




Change in Safety Requirements or Safety concept


6.2.8 Reciprocal Comparison by Software


Each CPU subsystem has a pair of diverse processing units (C28 and CLA) with different architecture and instruction set. This enables one processing unit to be used for handling the time critical portion code (control CPU) and other processing unit (supervisor CPU) to execute non critical portion of the code, perform diagnostic functions and supervise execution of the control CPU as indicated in Figure 13.

In case of identification of fault during diagnostic functions of the supervisor CPU, it can cause the C2000 MCU to move to a safe state. This concept, "reciprocal comparison by software in separate processing units" acts as a 1001D structure providing high diagnostic coverage for the processing units as per ISO26262-5, Table D.4. The comparison need to be performed several times during a FTTI. Reciprocal comparison is a software diagnostic feature and hence care should be taken to avoid common mode failures. The final attained coverage will depend on quality of comparison (determined by extend and frequency of cross checking). The proposed cross checking mechanism allows for hardware and software diversity since different processors with different instruction set and compiler is used or enabling this. The diversity can be further increased by having separate algorithms being executed in both the cores. In case, failure is identified during reciprocal comparison, NMI can be triggered by software and this in turn will assert ERRORSTS.

(DC = 90%)







Assumed safety integrity target for MCU ASIL-B (Default)

C28x CPU is safety related and requires to satisfy,

CPU SPFM > 90% CPU LFM > 60%



SPFM>99% LFM>90%

Change in Safety Requirements or Safety concept

6.2.8 Reciprocal Comparison by Software

Each CPU subsystem has a pair of diverse processing units (C28 and CLA) with different architecture and instruction set. This enables one processing unit to be used for handling the time critical portion code.

6.2.x My New Custom1 Safety Mechanism

This is our new safety mechanism implemented at application level, achieves **higher diagnostic coverage (99%)** due to application level redundancy of processing units with diverse software implementation. This safety mechanism will **replace** already existing safety mechanism *CPU1 – Reciprocal comparison by Software*.

diversity since different processors with different instruction set and compiler is used for enabling this. The diversity can be further increased by having separate algorithms being executed in both the cores. In case, failure is identified during reciprocal comparison, NMI can be triggered by software and this in turn will assert ERRORSTS.

DiagnosticCoverageofc ustomersafetymechanis ms	SM	Resulttype	o o n f / f
99.000%	New1	Ш	1

Inputs for application specific tailoring of failure rates

Change in device usage in safetyrelated application

Memory size				
Туре		Total Size	User Size	Unit
CPU1-Mx		4	4	Kbytes
CPU1-Dx	8		8	Kbytes
CPU1-LSx		24	24	Kbytes
CPU2-Mx	4		4	Kbytes
CPU2-Dx		8	8	Kbytes
CPU2-LSx	24		24	Kbytes
GSx	128		128	Kbytes
FLASH	1		1	Mbytes
Modules use	d for Safety Funct	on / Safety Goal		
	CPU SubSystem	CPU1_CORE	YES	
	CPU SubSystem	CPU2_CORE	YES	
	CPU SubSystem	MCLA1	YES	
	CPU SubSystem	MCLA2	YES	
	CPU SubSystem	Cpu1_DCSM	YES	
	CPU SubSystem	Cpu2_DCSM	YES	
	SYSTEM	CPU1 TIMER0	YES	
	SYSTEM	CPU1 TIMER1	YES	



Change in device usage in safetyrelated application Inputs for application specific tailoring of failure rates Memory size Assumed safety integrity target for MCU ASIL-B (Default) Total Size target for CPU CPU1-Dx C28x CPU is safety related and requires to satisfy, - ASII -D CPU1-LSx CPU2-Mx CPU2-Dx **CPU SPFM > 90%** CPU2-LSx 24 SPFM>99% FLASH **CPU LFM > 60%** LFM>90% Modules used for Safety Function / Safety Goal CPU SubSystem CPU1 CORE CPU SubSystem CPU2 CORE CPU SubSystem MCLA1 Change in Safety Requirements or Safety concept MCLA2 CPU SubSystem CPU SubSystem Cpu1_DCSM CPU SubSystem Cpu2 DCSM SYSTEM CPU1 TIMERO Reciprocal Comparison by Software Each CPU subsystem has a pair of diverse processing units (C28 and CLA) with different architecture and instruction set. This enables one processing unit to be used for handling the time critical portion code 6.2.x My New Custom1 Safety Mechanism This is our new safety mechanism implemented at application level, achieves higher diagnostic coverage (99%) due to application level redundancy of processing units with diverse software implementation. This safety mechanism will replace already existing safety mechanism CPU1 -Reciprocal comparison by Software. diversity since different processors with different instruction set and compiler is used for enabling this. The diversity can be further increased by having separate algorithms being executed in both the cores. In case, failure is identified during reciprocal comparison, NMI can be triggered by software and this in turn



User Size

YES

SM

tomersafetymechanis

99.000%

Resulttype

Ε

will assert FRRORSTS

Application-specific customization of FMEDA

Assumed safety integrity target for MCU ASIL-B (Default)

C28x CPU is safety related and requires to satisfy,

CPU SPFM > 90% CPU LFM > 60% Updated target for CPU - ASIL-D

> SPFM>99% LFM>90%

Change in Safety Requirements or Safety concept

6.2.8 Reciprocal Comparison by Software

Each CPU subsystem has a pair of diverse processing units (C28 and CLA) with different architecture and instruction set. This enables one processing unit to be used for handling the time critical portion code.

6.2.x My New Custom1 Safety Mechanism

This is our new safety mechanism implemented at application level, achieves **higher diagnostic coverage (99%)** due to application level redundancy of processing units with diverse software implementation. This safety mechanism will **replace** already existing safety mechanism *CPU1 – Reciprocal comparison by Software*.

diversity since different processors with different instruction set and compiler is used for enabling this. The diversity can be further increased by having separate algorithms being executed in both the cores. In case, failure is identified during reciprocal comparison, NMI can be triggered by software and this in turn will assert ERRORSTS.

DiagnosticCoverageofc ustomersafetymechanis ms	SM	Resulttype	0 0 n f / f
99.000%	New1	Ш	1

Memory size					
Туре		Total Size	User Si	User Size	Unit
CPU1-Mx		4	4	2.9	Kbyte
CPU1-Dx		8	8	8	Kbyte
CPU1-LSx		24	24	10	Kbyte
CPU2-Mx		4	4	3.5	Kbyte
CPU2-Dx		8	8	7.2	Kbyte
CPU2-LSx		24	24	16	Kbyte
GSx		128	128	98	Kbyte
FLASH		1	1	0.8	Mbyte
Modules used	for Safety Funct	ion / Safety Goal			
	CPU SubSystem	CPU1_CORE	YES	YES	-
	CPU SubSystem	CPU2_CORE	YES	YES	
	CPU SubSystem	MCLA1	YES	NO	
	CPU SubSystem	MCLA2	YES	NO	
	CPU SubSystem	Cpu1_DCSM	YES	YES	
	CPU SubSystem	Cpu2_DCSM	YES	YES	
	SYSTEM	CPU1 TIMER0	YES	YES	
	SYSTEM	CPU1 TIMER1	YES	YES	

		ıt for fai												
Package U	Jsed					TI ZWT								
Customer	input for t	ransient fau	ılt estimati	on										
Application	specific Flu	x Factor co	eff. based o	n Jedec JE	SD89A	1								
Maximum	power dis	sipation												
Application	specific po	wer dissipat	ion in Watts	3		1.4								
(0.8W is ba	ased on ma	ximum datas	sheet value)						1			T · T · T ·		
										hana	a in r	nissic	n nrc	ماناء
	gerous Ra					0%			- 0	nang	CIIII	iliooic	iii pic	JIIIC
Derating to	be applied	to FIT rates							L					
Confidence	e Level													
Desired co	nfidence lev	el of FIT rat	es			70%								
Operation	al Profile fr	om IEC/TR	62380:200	4										
		np1	Ten		Ter	mp3	Ratios on/off		2 night starts		4 day light starts		Non used vehicle	
	(t _{ac})₁ °C	τl	(t _{ac})₂ °C	τ2	(t _{ac}) ₃ °C	τ3	Ton	Toff	n ₁	ΔT _{1 °C}	n ₂	ΔT_2	n ₃	ΔT_3
Profile	32	0.02	60	0.015	85	0.023	0.058	0.942	670	ΔTi/3+55	1340	ΔTi/3+45	30	10



Change in device usage in safety-

Application-specific customization of FMEDA

Assumed safety integrity target for MCU ASIL-B (Default)

C28x CPU is safety related and requires to satisfy,

CPU SPFM > 90% CPU LFM > 60% Updated target for CPU - ASIL-D

> SPFM>99% LFM>90%

Change in Safety Requirements or Safety concept

6.2.8 Reciprocal Comparison by Software

Each CPU subsystem has a pair of diverse processing units (C28 and CLA) with different architecture and instruction set. This enables one processing unit to be used for handling the time critical portion code.

6.2.x My New Custom1 Safety Mechanism

This is our new safety mechanism implemented at application level, achieves **higher diagnostic coverage (99%)** due to application level redundancy of processing units with diverse software implementation. This safety mechanism will **replace** already existing safety mechanism *CPU1 – Reciprocal comparison by Software*.

diversity since different processors with different instruction set and compiler is used for enabling this. The diversity can be further increased by having separate algorithms being executed in both the cores. In case, failure is identified during reciprocal comparison, NMI can be triggered by software and this in turn will assert ERRORSTS.

DiagnosticCoverageofc ustomersafetymechanis ms		Resulttype	0 0 n f / f
99.000%	New1	E	1


User Size 2.9 8 10 3.5	Kbyte
2.9 8 10	
2.9 8 10	Unit Kbytes Kbytes
2.9 8 10	Kbyte
10	
3.5	Kbytes
	Kbytes
	Kbytes
	Kbytes
98	Kbytes
8.0	Mbytes
YES	₩.
YES	
NO	
NO	
YES	
YES	
YES	
VEO	
	NO NO YES YES

Custo	mer inp	ut for fai	ilure rat	e estim	ation									
Package I	Used					TIZWT	TIP	TP 🔻						
Custome	r input for	transient fau	ult estimati	on			_							
Application	n specific F	lux Factor co	eff. based o	n Jedec JE	SD89A	1								
Maximum	n power dis	sipation												
Application	n specific p	ower dissipat	ion in Watts	3		1.4	3.0	3						
(0.8W is b	pased on ma	aximum datas	sheet value)						1					
										hana	o in n	nissic	n nro	file
Safe / Dar	ngerous Ra	atio				0%				nang		1112210	און דווי	שוווע
Derating to	o be applied	to FIT rates							L					
Confiden	ce Level													
Desired co	onfidence le	vel of FIT rat	es			70%								
Operation	nal Profile f	from IEC/TR	62380:200	14										
	Te	emp1	Ter	np2	Ter	np3	Ratios on/off		2 night starts		4 day light starts		Non used vehicle	
	(t _{ac})₁ °C	τl	(t _{ac}) ₂ °C	τ2	(t _{ac}) ₃ °C	τ3	Ton	Toff	n ₁	ΔT _{1 °C}	n ₂	ΔT_2	n ₃	ΔT_3
Profile	32	0.02	60	0.015	85	0.023	0.058	0.942	670	ΔTi/3+55	1340	ΔTi/3+45	30	10



Change in device usage in safety-

High-voltage applications in automotive EV/HEV



Top EV market care-about:


- Mechanical cost reduction
- Greater efficiency, Increased driving range + Safety, Security

EV/HEV market trends:

- Integration of powertrain sub-systems
 - OBC+ DC/DC | DC/DC+HVAC | OBC+DC/DC+traction
- GaN: higher switching frequency w/ C2000

39


ISO 26262 V-model of development & safety concept




Source: ISO 26262-1:2018 Figure 1 — Overview of the ISO 26262 series of standards



ISO 26262 V-model of development & safety concept



TI's Reference design with Functional Safety Concept Assessed by TUV-SUD, helps improve time to market for system integrators.






EV traction reference design | safety concept assessment by TUV-SUD



SI No:	Hazard	Safety Goal	Assumed System Safe State	MCU Safe State	ASIL	FTTI
			Torque off	(i) PWM Tripped		
EVTR SG1	Motor over-torque	Avoid over-torque	Driver indication	(ii) ERROR reported	D	10ms
EVTR SG2	Too low torque	Avoid unintended low torque	Driver indication	(i) ERROR reported	A	10ms
			Apply torque off (over-speed) or apply	· ·		
			ASC (over-Voltage & over-speed)	(i) PWM Tripped		
EVTR SG3	Motor over speed	Avoid over speed	Driver indication	(ii) ERROR reported	D	10ms
	Motor or inverter	Avoid operation of motor and				
	operating beyond	inverter beyond the permissible	Limit Torque	(i) Limit Torque		
EVTR_SG4	permissible temp	temperature range	Driver indication	(ii) ERROR reported	В	10ms

following tables describe safety goals assumed for the HV DC-DC system

SI No:	Hazard	Safety Goal	Assumed System Safe State	MCU Safe State	ASIL	FTTI
		Avoid over 14V on the LV		(i) Disable primary (HV side)		
	Overvoltage on	side of DC-DC for more	Turn off DC-DC and	gate driver		
EVTR_SG5	DC-DC output	than continuous 10 ms	Driver indication	(ii) ERROR reported	D	100 ms
		Avoid instantaneous over		(i) Disable primary (HV side)		
	Overvoltage on	16V on the LV side of DC-	Turn off DC-DC and	gate driver		
EVTR_SG6	DC-DC output	DC	Driver indication	(ii) ERROR reported	D	100 us
		Tal	ale 2: HV DCDC safety goals			



Result:

The safety concept is refined down to requirements for the hardware components. The analyses show that sufficient safety measures are planned. The result of the document review shows that the requirements according to /N1/ can be met. This review result is recorded in [R1]. The effectiveness of the applied measures shall be re-evaluated by the system integrator in context of the specific system design implementation. This includes (but is not limited to) the interference freeness between the CPU subsystems.

 TÜV SÜD Rail GmbH
 TS95078T / Rev. 1.0

 Barthst: 16
 TS95078T / V.1.0 docx

 08339 Müncher
 creator: Axel Köhnen phone: 448 85 5791-3011, fax. -2933

 —mail: Axel Köhnen@tuev-sued.de
 page 8 19



5 Summary

The Safety Concept of Integrated EV Traction Inverter and HV DC-DC with C2000 Realtime Control MCU and the defined safety measures are suitable for achieving the applicable requirements of /N1/, ASIL D for the two sub-systems.

The effectiveness of the measures defined for the concept shall be re-evaluated by the system integrator in context of the specific system design implementation.

Department Manager Software

Digital unterschrieben von Claudio Gregorio Datum: 2020.04,30 10:16:04 +02'00'

Project Manager

Digital unterschrieben von Axel Köhnen Datum: 2020.04.30

Claudio Gregorio Axel Köhnen

Request for Access: C2000 Safety package



UCC5880-Q1 | Isolated gate driver with advanced

protection features

Functional Safety-Compliant


- System design up to ASIL D (ISO 26262)
- AEC-Q100 qualified

Integrated diagnostics:

- Built-in self-test (BIST) for protection comparators
- INP to transistor gate path integrity
- ISO communication data integrity check
- Internal clock monitoring, Integrated 10-bit ADC
- Fault alarm and warning outputs (nFLT*)
- Gate threshold voltage measurement for power device health monitoring

Protection Features

- Overcurrent protection with 75-ns response time
- Programmable soft turnoff and two-level soft turnoff
- ASC Active Short Circuit Protection
- Advanced VCE/VDS clamping circuit
- Supply Undervoltage and overvoltage protection
- Active output pulldown and default low outputs
- Driver die temperature sensing and overtemperature protection



How does TI help | Streamline your functional safety system certification

Functional

http://www.ti.com/technologies/functional-safety/overview.html

Functional



calculation

FMEDA

certificate**

TI quality-managed process

TI functional safety process Functional safety FIT rate

Failure mode distribution

Fault-tree analysis (FTA)**

Functional safety manual

Functional safety product

(FMD) and/or pin FMA*

Safety-Capable	Quality-Managed	Safety-Complian
The simplest product category of analog products that can be evaluated for use in a functionally safe system	Moderately complex products such as an MCU	The most complex products such as MCUs, microprocessors and complex analog signar chain products
\checkmark	\checkmark	\checkmark
		\checkmark
✓	✓	✓
✓	Included in FMEDA	Included in FMEDA

Functional Safety

No. Z10 084071 0024	
Holder of Certificate:	Texas instruments incorporated 15656 University Bird. Sugar Land TX 77479 USA
Certification Mark:	
Product:	Safety components Safety MCUs
The portfoster mait shown so certification main in any way. In the boat carbon, This certificate is	untary toxics and complies with the extendial inclusivements, we said be allowed on the product. It is not permitted to also the addition the celebration housement and not benefit or celebration valid until the listed date, unless it is cancelled earliest. All applications excluded on regulatories of TOV IOLD Closus have to be complete. https://doi.org/10.1006/j.com/10.1006/j.c
Test report rou:	TOWNEC
Valid until:	2627-12-12
Date, 2022-12-16	
	(Guide Newmann)

TMS320F2838x TUV-SUD Safety Certificate: www.ti.com/lit/cr/sszggm2/sszggm2.pdf



Development process

Analysis

report

Diagnostics

description

Certification

^{*} May only be available for analog power and signal chain products. ** Available for select products.

Conclusions

- High-voltage technologies provide energy efficiencies and are key to a sustainable future
- Semiconductor solutions are necessary for a safer human interface with HV systems
- Industrial and automotive Functional Safety requirements have commonalities and differences
- TI products and support tools enable both types of applications and help accelerate your time to market
 - Compliant/certified products with differentiated Hardware features for Functional Safety
 - System-level safety concept collateral & support
 - Software support libraries

References

- 1. Texas Instruments functional safety landing page: https://www.ti.com/technologies/functional-safety.html
- 2. Streamlining Functional Safety Certification in Automotive and Industrial: https://www.ti.com/lit/pdf/ssiy007
- 3. TÜV SÜD-assessed safe torque off (STO) reference design for industrial drives (IEC 61800-5-2): https://www.ti.com/tool/TIDA-01599
- UCC21750 5.7kVrms ±10A, single-channel isolated gate driver w/ DESAT & internal miller clamp for IGBT/SiCFETs, https://www.ti.com/product/UCC21750
- 5. TPS22918-Q1 1-ch, 5.5-V, 2-A, 52-mΩ automotive load switch with adj. rise time and adj. output discharge, https://www.ti.com/product/TPS22918-Q1
- 6. <u>UCC5880-Q1 Isolated 20-A Adjustable Gate Drive IGBT/SiC MOSFET Gate Driver With Advanced Protection Features For Automotive Applications</u>
- Understanding failure modes in isolators
- 8. Industrial Functional Safety for C2000™ Real-Time Microcontrollers: https://www.ti.com/lit/ml/swab013b/swab013b.pdf
- 9. TMS320F2838x TUV-SUD Safety Certificate: www.ti.com/lit/cr/sszqqm2/sszqqm2.pdf
- 10. IEC 61800-5-2: 2016 Adjustable speed electrical power drive systems. Part 5-2. Functional safety requirements
- 11. ISO 13849-2:2012 Safety of machinery Safety-related parts of control systems Part 2: Validation

Please join our live Q&A



© Copyright 2023 Texas Instruments Incorporated. All rights reserved.

This material is provided strictly "as-is," for informational purposes only, and without any warranty.

Use of this material is subject to TI's **Terms of Use**, viewable at TI.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated