

Power the Future: Selecting and Designing Power Components for AMD Versal™ AI Edge Series

Darragh Mulligan


Technical Marketing Manager, AMD

Dorian Brillet de Cande

Systems Engineer, Texas Instruments

Issac Aboelsaad

Product Definition Engineer, Wurth Elektronik eiSos.



AMD VERSAL™ ARCHITECTURE POWER IMPROVEMENTS

Programmable Logic:


 Up to 40% lower power depending on LUT implementation: Logic, Distributed RAM, Shift Reg, or Register

DSP

 Up to 80% reduction for floating point operations: DSP58 vs. DSP48


Block RAM / UltraRAM


 Continued power reduction in AMD Versal[™] adaptive SoCs compared to AMD UltraScale+[™] FPGAs





Versal[™] Devices' Power Design Flow









Introduction to the Power Design Tab of PDM

Device Characteristics


- Summary of device details
 - Part number, speed & temperature grade, process information, packaging
 - Static, dynamic, and total device power
 - Export to .xml file
 - Import XPE files to PDM


Power Supply Design Table

- Individual rail characteristics by power domain
 - Rail names
 - Voltage tolerances
 - Static, dynamic, and power-up current requirements
 - Sequencing
 - Step load values

Power Rail Consolidations

- Full power management
 - Selected to allow for powering down of rails
- Minimum Rails
 - Reduces overall regulator count at the expense of power management
- Rail consolidation diagrams, power sequencing & tables





ge	Min Voltage	Max Voltage	Step Load %	Static (A)	Dynamic (A)	Total (A)
0.800	0.775	0.825	33.00 %	0.022	0.000	0.022
1.500	1.455	1.545	33.00 %	0.833	0.014	0.846
0.800	0.775	0.825	33.00 %	0.347	0.000	0.347
0.800	0.775	0.825	33.00 %	0.036	0.000	0.036
0.800	0.775	0.825	25.00 %	2.071	0.008	2.080
0.800	0.775	0.825	33.00 %	0.011	0.000	0.011

Power Design Tab (Cont.)

Power Supply Design Table


- Grouping of rails by group name
- Power sequence
- Combined power rail current requirements & tolerances
- Voltage regulator current capability entry

Decoupling Capacitor Details

- Dynamic decoupling recommendations
- XQ and XC temperature ranges
- Capacitor P/Ns, values, and placement techniques
- ESR, ESL information to aid alternative capacitor selection

Sequencing/Rail Diagrams

- Power-up & down sequencing by rail grouping
- Timing and ramping requirements
- POR_B pull down timings
- Conditions for next rail power up







Summary

- Versal[™] architecture's power improvements and new tools make power delivery more convenient
- Understanding the power design tab in PDM can ensure a successful power delivery design
- Download Power Design Manager from the AMD power delivery webpage www.amd.com/power
- Import designs from XPE to PDM if still using XPE
- Utilize the export .xml feature and submit your file to AMD's power delivery partners
- Example of Voltage regulator design for V_{CCINT}
- V_{CCINT} powers the programmable logic, AI Engines, and other internal blocks in Versal[™] devices
- When using Minimum Rails consolidation, we combine V_{CCINT} with other like voltages
 - VCCINT, VCC_RAM, VCC_PSFP, VCC_PSLP, VCC_PMC
 - Power Supply Design table combines the current requirements of all rails





Endnotes

VER-043

Based on an AMD dynamic performance per watt comparison of the 7nm -2L Versal[™] device architecture and the 16nm -2 Virtex UltraScale+ device architecture in February 2024, using the production-stage versions of the AMD Power Design Manager 2023.2. tool and XPE 2023.1.2 tool to measure the power per watt of the programmable logic, DSP Engines, Block RAM, UltraRAM, gigabit transceivers, and DDR memory controllers. Results may vary based on a variety of factors, including customer application design, implementation, and data inputs.



Introduction to Core Power Supply


This webinar will help you

- Use <u>AMD Power Design Manager tool</u> and export data to start your power journey
- Choose the right TI part and Wuerth Elektronik inductor (passive) to maximise efficiency and minimize passive components in your high power density applications
- Use TI's WEBENCH® and RED EXPERT <u>online tools</u> to simulate the performance of your circuit

Some featured products AMD Versal™ AI Edge Series



Texas Instruments TPS6287B25, 25-A Step-Down Converter



Wuerth Elektronik
74435030010 Series Ultra-Low Loss
Shielded Power Inductors





Agenda


- How to interpret AC + DC specification of a processor
- Maintaining a high voltage accuracy at DC and during load transients.
- Design Example using the latest VE2302 applications
- How to optimize the load transient performance

Some featured products

AMD *Versal™ Al Edge Series*



Texas Instruments TPS6287B25, 25-A Step-Down Converter



Wuerth Elektronik
74435030010 Series Ultra-Low Loss
Shielded Power Inductors






Power Design Manager Output data for VE2302

Rail Name	Voltage	DC Spec.	AC Spec.	Current	Step	Sequence #
VCCINT/VCC_PMC/VCC_PSFP/ VCCPSLP/VCC_RAM/VCC_SOC/ VCC_IO	0.8 V	±1%	±17mV	39 A	33%	2
VCCO	1.5 V	±1%	±5%	3 A	100%	1
VCCAUX/VCCAUX_PMC/ VCCAUX_SMON	1.5 V	±1%	10m∨pp	1.1 A	100%	3
GTAVCC	0.88 V	±2%	10m∨pp	0.7 A	70%	4
GTAVTT	1.2 V	±2%	10m∨pp	1.3 A	70%	6
GTAVCCAUX	1.5 V	±2%	10m∨pp	0.05 A	70%	5





- Load Step Currents
- Min/Max Voltage Requirements
- Ripple Requirements
- Voltage for External Supervisor required?
- Max Current (DC and peak)
- DC accuracy (with remote sense)

Load transient is largest contributor to output voltage accuracy -> drives output capacitance requirement





TPS62 87Bx


6V_{IN}, 10A to 25A Buck Converter with Remote Sense, Stackable

Features

- 2.7V to 6.0V input voltage
- Low R_{DS(ON)} Switches 2.6mΩ / 1.5mΩ
- Output voltage accuracy: ±0.8%
- Family with 10A, 15A, 20A, 25A (stackable to higher currents)
- I²C version: 2 x 16 V_{OUT} startup voltage options selectable:
 - Low output voltage range 0.4V 0.775V in 25 mV steps
 - High output voltage range 0.8V 1.55V in 50 mV steps
 - Dynamic Voltage Scaling in 1.25mV 5mV steps
 - Temperature Warning, Voltage Monitoring, SoftStart, Spread Spectrum 12C version
- V_{SET} version: 64 selectable V_{OUT} options
 - 0.4V 1.675V (in 25mV steps)
- Remote differential sense at load for high accuracy & fast transient response
- Droop compensation (optional)
- 1.5MHz switching frequency
- Forced-PWM or Automatic Power Save Mode
- Functional Safety Capable
- 3.05 x 4.05mm QFN


Benefits

- High output current with small solution size
- Remote sense for Core supply
- Stackability to allow for smaller inductors and better heat distribution
- Dynamic adaptation to processor loads, adjustable output voltage






Output can be paralleled to support greater load currents



To optimize design


https://webench.ti.com/power-designer/








WEBENCH Power Designer Inputs







WEBENCH Power Designer Inputs







Load Transient: ~20% peak to peak improvement





Figure 9-12. Output Voltage Versus Output Current

Droop disabled



 $\Delta V_{OUT} = 33.3 mV \ peak \ to \ peak$



TI EVM
Load Step 26A↔39A
200A/us, Vout=0.80V




Figure 9-13. Output Voltage Versus Output Current

Droop enabled



 $\Delta V_{OUT} = 25.8 mV \ peak \ to \ peak$





Load Transient: ~-40% output capacitance reduction

 $\Delta V_{OUT} = 34 \, mVpp$ $AC+DC \, spec$ $C_{OUT} = 4*100+4*47$ $+10+1\mu F$ $= 599 \, uF \, Recommended$




Figure 9-13. Output Voltage Versus Output Current

Droop enabled

TI EVM
Load Step 26A↔39A
200A/us, Vout=0.80V




 $\Delta V_{OUT} = 30.7 mV \ peak \ to \ peak$






WEBENCH Power Designer Inputs





WEBENCH Power Designer Outputs

Design Report





Summary


- The Main contributor for the use a large output capacitance bank is the load requirements of your processor
- Webench can help the bring up of your design by tuning your load transient requirements
- Stacking (paralleling), remote sense and tight
 DC accuracy are important for processor power
- Features such as Droop compensation can help improve your load transient performance and reduce your output capacitance up to 40%

Some featured products

AMD Versal™ AI Edge Series



Texas Instruments TPS6287B25, 25-A Step-Down Converter



Wuerth Elektronik
74435030010 Series Ultra-Low Loss Shielded
Power Inductors













≡ Menu

Low entry access to electronics design with **REDEXPERT®**





Filter Designer shows the output impedance for many load impedances

Our EMI Filter Designer shows the output impedance for a variety of different load / LISN impedances from 0 up to 10 Ohms.

9	Ë	, «	Ą.		
1					
AEC-Q	8	Shielded	T _{Op} ₹	H _{Max}	w 7
×		Shielded	125°C	1.00 mm	1.60 mm
×		Shielded	125°C	1.00 mm	1.60 mm
×		Shielded	125°C	1.00 mm	1.60 mm
×		Shielded	125°C	1.00 mm	1.60 mm
×		Shielded	125°C	1.00 mm	1.60 mm
×		Shielded	125°C	1.00 mm	1.60 mm

Navigate by order code

Enter at least first 4 characters

Bookmark the actual module

Add the actual module to your favorites (Login required), to have quick access directly on the REDEXPERT start page. Warning: It might save you time!







Register / Log In


Or continue without logging in

- Registration is not mandatory
- All basic functions are available without logging in
- Registration, use and enjoyment are totally free of charge
- A user account does have its perks:
 - Order free samples directly from the app
 - Using of sliders for advanced search queries

Privacy Concerns

Your personal information is stored according to GDPR rules

We need your contact information for the samples and offers only







Power Inductor Selection

Output Inductor Selection (LO)

To calculate the minimum value of the output inductor, use

$$L_{O(min)} = \frac{V_{IN(max)} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN(max)} \times f_{sw}}$$




https://www.we-online.com/en/components/products/DESIGNKIT_744732

K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current



Power Inductor Selection

- With REDEXPERT you can select a power inductor based on you application
- It will need the following paramters of your SMPS:
 - Input / Output Voltage
 - Output Current
 - Switching Frequency
 - Ripple factor (in %)
 - Diode Voltage (Optional)









Power Inductor Selection

REDEXPERT will not only find all suitable inductors but will also calculate the expected losses and temperature rise with high accuracy

Suggestion: The "perfect" inductance wont exist anyway, order a sample for one inductance value above and below your results










Power Inductor Selection

Losses



WÜRTH ELEKTRONIK

Core Losses (AC)

Steinmetz Method


- The Steinmetz Method is a formula to calculate the core losses
- It's based on empirical parameters, measured for toroidal core inductors

•
$$p_{core} = k * f^a * \hat{B}^b$$



$$k = 7,62 \cdot 10^{-14}$$

 $a = 1,325$
 $b = 2,113$






Core Losses (AC)

Steinmetz Method

- Steinmetz Parameters are only conditionally valid for real power inductors
- The accuracy is okay for a duty Cycle of 50% but deteriorates quickly in both directions
- A modified Steinmetz Approach takes into account non-sinusoidal excitation of the core:

•
$$p_{core} = k * f_{eq}^{a-1} * \hat{B}^b * f$$

 Manufacturers have a different model to estimate core lesses






Inductor Losses


RedExpert:

- Würth Elektronik uses specialized measurement equipment (Buck Converter + Class-D-Amplifier).
- A huge set of parameters is measured in an actual application like setting
- Losses can then be calculated quite easy

•
$$P_L = P_{in} - P_{out}$$

Operating Point → triangle signal









Inductor Losses

Comparison of Operating Point Conditions



Steinmetz

Sinusoidal Excitation, Core Losses only



REDEXPERT

Real Operating Point, Total Losses







Inductor Losses

Accounting for

- Real Core geometry
- Stray field effects at the air gap
- Winding structure,
- Material composition,
- AC Losses in the wire











Beware the Saturation!

- RedExpert will rely on the rated inductance to calculate the ripple
- Inductance roll-off by saturation
- Saturation Roll_off is not standardized and can vary 10...35% percent between different Series
- Using the Slider, you can verify the actual inductance under operating conditions





Saturation vs. Temperature






Mind the Saturation!

- Datasheet!
- Power Inductors do have tolerances up to 30%
- Saturation effects and Tolerances have to be considered

Electrical Properties:


Properties	Test conditions		Value	Unit	Tol.
Inductance	L	100 kHz/ 100 mA	72	nH	±20%
Rated Inductance	L _R	100 kHz/ 10mA/ 30.0 A	71	nH	typ.
Rated Current	I _R	ΔT = 40 K	30	А	max.
Performance Rated Current ¹⁾	I _{RP,40K}	ΔT = 40 K	76.1	А	max.
Saturation Current @ 10%	I _{SAT, 10%}	ΙΔL/LI < 10 %	62	А	typ.
Saturation Current @ 30%	I _{SAT,30%}	ΔL/L < 30 %	64	А	typ.
DC Resistance	R _{DC}	@ 20 °C	0.235	mΩ	±7%
Self Resonant Frequency	f _{res}		150	MHz	typ.


¹⁾ refer to IEC 62024-2-2020





Rated current Calculator










Filter Design

EMI Filter Designer for differential mode:

Use this application to design a discrete electronic EMI filter for conducted differential noise, for example from your DC-DC converter, and evaluate the realistic response based on real components.

Project's Title: Title My EMI Filter project Input parameters: Operating voltage Operating current 12 V 0.5 A Load / LISN impedance Noise source impedance 100 Ω 0.1 Ω Cut-off frequency i Cut-off frequency: 100 kHz 20 kHz at Frequency Attenuation ~ 20 dB 200 kHz







10 µF

C1/C2

Q&A Session





© Copyright 2024 Texas Instruments Incorporated. All rights reserved.

This material is provided strictly "as-is," for informational purposes only, and without any warranty.

Use of this material is subject to Tl's **Terms of Use**, viewable at Tl.com



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated