

TUSB1044A USB TYPE-C® 10Gbps Multi-Protocol Bidirectional Linear Redriver

1 Features

- Protocol agnostic reversible 4-channel linear redriver supporting up to 10Gbps
 - USB Type-C® with USB 3.2 Gen 2 x2 and DisplayPort™ 2.1 as alternate mode
- Supports processors with USB 3.2 and DisplayPort™ mux integrated for Type-C applications
- Supports signal conditioning inside Type-C cable
- Cross-point mux for SBU signals
- Linear equalization up to 11dB at 4.05GHz
- GPIO and I²C control for channel direction and equalization
- Advanced power management by monitoring USB power states and snooping DP link training
- Configuration through GPIO or I²C
- Hot-plug capable
- Single 3.3V supply
- Industrial temperature: –40°C to 85°C (TUSB1044AI)
- Commercial temperature: 0°C to 70°C (TUSB1044A)
- 6mm × 4mm, 0.4mm pitch, 40-pin QFN package

2 Applications

- [Tablets](#)
- [Notebooks](#)
- [Desktops](#)
- [Docking stations](#)

3 Description

The TUSB1044A is a USB Type-C® Alt Mode redriver switch that supports data rates up to 10Gbps. This protocol-agnostic linear redriver can support USB Type-C® Alt Mode interfaces including DisplayPort™.


The TUSB1044A provides several levels of receive linear equalization to compensate for inter-symbol interference (ISI) due to cable and board trace loss. The device operates on a single 3.3V supply and comes in a commercial and industrial temperature range.

All four lanes of the TUSB1044A are reversible and designed to make the device a versatile signal conditioner that can be used in many applications.

Package Information (1)

PART NUMBER	TEMPERATURE (°C)	PACKAGE	PACKAGE SIZE(2)
TUSB1044A	T _A = 0°C to 70°C	RNQ (WQFN, 40)	6mm × 4mm
TUSB1044AI	T _A = –40°C to 85°C	RNQ (WQFN, 40)	6mm × 4mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic



Table of Contents

1 Features	1	7.5 Programming.....	37
2 Applications	1	8 Register Maps	39
3 Description	1	8.1 TUSB1044A Registers.....	39
4 Pin Configuration and Functions	3	9 Application and Implementation	45
5 Specifications	6	9.1 Application Information.....	45
5.1 Absolute Maximum Ratings.....	6	9.2 Typical Application.....	45
5.2 ESD Ratings.....	6	9.3 System Examples.....	49
5.3 Recommended Operating Conditions.....	6	9.4 Power Supply Recommendations.....	55
5.4 Thermal Information.....	6	9.5 Layout.....	56
5.5 Electrical Characteristics.....	7	10 Device and Documentation Support	58
5.6 Timing Requirements.....	10	10.1 Documentation Support.....	58
5.7 Switching Characteristics.....	10	10.2 Receiving Notification of Documentation Updates..	58
5.8 Typical Characteristics.....	11	10.3 Support Resources.....	58
6 Parameter Measurement Information	15	10.4 Trademarks.....	58
7 Detailed Description	19	10.5 Electrostatic Discharge Caution.....	58
7.1 Overview.....	19	10.6 Glossary.....	58
7.2 Functional Block Diagram.....	20	11 Revision History	58
7.3 Feature Description.....	21	12 Mechanical, Packaging, and Orderable Information	58
7.4 Device Functional Modes.....	23		

4 Pin Configuration and Functions




Figure 4-1. RNQ Package 40-Pin (WQFN) Top View

Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	VCC	P	3.3V power supply
2	UEQ1/A1	4 Level I	This pin along with UEQ0 sets the high-frequency equalizer gain for upstream facing URX1, URX2, UTX1, UTX2 receivers. In I ² C Mode, this pin also sets the TUSB1044A I ² C address. See also Table 7-10 .
3	CFG0	4 Level I	CFG0. This pin along with CFG1 selects the VOD linearity range and DC gain for all the downstream and upstream channels. Refer to Table 7-9 for VOD linearity range and DC gain options.
4	CFG1	4 Level I	CFG1. This pin along with CFG0 sets the VOD linearity range and DC gain for all the downstream and upstream channels. Refer to Table 7-9 for VOD linearity range and DC gain options.
5	SWAP	2 Level I (PD)	This pin swaps all the channel directions and EQ settings of downstream facing and upstream facing data path inputs. 0 – Do not swap channel directions and EQ settings (Default) 1 – Swap channel directions and EQ settings.
6	VCC	P	3.3V power supply
7	SLP_S0#	2 Level I (PD)	This pin when asserted low disables the Receiver Detect functionality. While this pin is low and TUSB1044A is in U2/U3, the TUSB1044A disables the LOS and LFPS detection circuitry and the RX termination for both channels remains enabled. If this pin is low and the TUSB1044A is in the disconnect state, the RX detect functionality is disabled and RX termination for both channels is disabled. 0 – RX Detect disabled 1 – RX Detect enabled (Default)
8	DIR0	2 Level I (PD)	This pin along with DIR1 sets the data path signal direction format. Refer to Table 7-5 for signal direction formats. 0 - Source Side (DFP) Alt Mode format 1 - Sink Side (UFP) Alt Mode format
9	URX2p	Diff I/O	Differential positive input/output for upstream facing RX2 port.
10	URX2n	Diff I/O	Differential negative input/output for upstream facing RX2 port.
11	DIR1	2 Level I/O (PD)	This pin along with DIR0 sets the data path signal direction format. Refer to Table 7-5 for signal direction formats. 0 - DisplayPort Alt Mode format 1 - Custom Alt Mode format
12	UTX2p	Diff I/O	Differential positive input/output for upstream facing TX2 port.

Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NO.	NAME		
13	UTX2n	Diff I/O	Differential negative input/output for upstream facing TX2 port.
14	VIO_SEL	4 Level I/O	This pin selects I/O voltage levels for the 2-level GPIO configuration pins and the I ² C interface: 0 = 3.3V configuration I/O voltage, 3.3V I ² C interface (Default) R = 3.3V configuration I/O voltage, 1.8V I ² C interface F = 1.8V configuration I/O voltage, 3.3V I ² C interface 1 = 1.8V configuration I/O voltage, 1.8V I ² C interface.
15	UTX1n	Diff I/O	Differential negative input/output for upstream facing TX1 port.
16	UTX1p	Diff I/O	Differential positive input/output for upstream facing TX1 port.
17	I2C_EN	4 Level I	I ² C Programming or Pin Strap Programming Select. 0 = GPIO Mode, AUX Snoop Enabled (I ² C disabled) R = TI Test Mode (I ² C enabled) F = GPIO Mode, AUX Snoop Disabled (I ² C disabled) 1 = I ² C enabled.
18	URX1n	Diff I/O	Differential negative input/output for upstream facing RX1 port.
19	URX1p	Diff I/O	Differential positive input/output for upstream facing RX1 port.
20	VCC	P	3.3V power supply
21	FLIP/SCL	2 Level I (PD) (Failsafe)	In GPIO mode, this is Flip control pin. Otherwise, this pin is I ² C clock.
22	CTL0/SDA	2 Level I (PD) (Failsafe)	In GPIO mode, this is a USB3.2 Switch control pin. Otherwise, this pin is I ² C data.
23	CTL1	2 Level I (PD)	DP Alt mode Switch Control Pin. In GPIO mode, this pin enables or disables the DisplayPort functionality. Otherwise, DisplayPort functionality is enabled and disabled through I ² C registers. L = DisplayPort Disabled. H = DisplayPort Enabled. In I ² C Mode, this pin is not used by TUSB1044A.
24	AUXp	I/O, CMOS	AUXp. DisplayPort AUX positive I/O connected to the DisplayPort source or sink through an AC-coupling capacitor. In addition to an AC-coupling capacitor, this pin also requires a 100kΩ resistor to GND between the AC-coupling capacitor and the AUXp pin if the TUSB1044A is used on the DisplayPort source side, or a 1MΩ resistor to DP_PWR (3.3V) between the AC-coupling capacitor and the AUXp pin if the TUSB1044A is used on the DisplayPort sink side. This pin along with AUXn is used by the TUSB1044A for AUX snooping and is routed to SBU1/2 based on the orientation of the Type-C plug.
25	AUXn	I/O, CMOS	AUXn. DisplayPort AUX I/O connected to the DisplayPort source or sink through an AC-coupling capacitor. In addition to the AC-coupling capacitor, this pin also requires a 100kΩ resistor to DP_PWR (3.3V) between the AC-coupling capacitor and the AUXn pin if the TUSB1044A is used on the DisplayPort source side, or a 1MΩ resistor to GND between the AC-coupling capacitor and the AUXn pin if the TUSB1044A is used on the DisplayPort sink side. This pin along with AUXp is used by the TUSB1044A for AUX snooping and is routed to SBU1/2 based on the orientation of the Type-C plug.
26	SBU2	I/O, CMOS	SBU2. When the TUSB1044A is used on the DisplayPort source side, DC couple this pin to the SBU2 pin of the Type-C receptacle. When the TUSB1044A is used on the DisplayPort sink side, DC couple this pin to the SBU1 pin of the Type-C receptacle. A 2MΩ resistor to GND is also recommended.
27	SBU1	I/O, CMOS	SBU1. When the TUSB1044A is used on the DisplayPort source side, DC couple this pin to the SBU1 pin of the Type-C receptacle. When the TUSB1044A is used on the DisplayPort sink side, DC couple this pin to the SBU2 pin of the Type-C receptacle. A 2MΩ resistor to GND is also recommended.
28	VCC	P	3.3V power supply
29	DEQ1	4 Level I	This pin along with DEQ0 sets the high-frequency equalizer gain for downstream facing DRX1, DRX2, DTX1, DTX2 receivers.
30	DRX1p	Diff I/O	Differential positive input/output for downstream facing RX1 port.
31	DRX1n	Diff I/O	Differential negative input/output for downstream facing RX1 port.
32	HPDIN	2 Level I (PD)	This pin is an input for Hot Plug Detect received from DisplayPort sink. When HPDIN is low for greater than 2ms, all DisplayPort lanes are disabled and AUX to SBU switch remains closed. When HPDIN is high, the enabled DisplayPort lanes from AUX snoop or registers are active.
33	DTX1p	Diff I/O	Differential positive input/output for downstream facing TX1 port.
34	DTX1n	Diff I/O	Differential negative input/output for downstream facing TX1 port.
35	UEQ0/A0	4 Level I	This pin along with UEQ1 sets the high-frequency equalizer gain for upstream facing URX1, URX2, UTX1, UTX2 receivers. In I ² C mode, this pin also sets the TUSB1044A I ² C address. See also Table 7-10 .
36	DTX2n	Diff I/O	Differential negative input/output for downstream facing TX2 port.
37	DTX2p	Diff I/O	Differential positive input/output for downstream facing TX2 port.

Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NO.	NAME		
38	DEQ0	4 Level I	This pin along with DEQ1 sets the high-frequency equalizer gain for downstream facing URX1, URX2, UTX1, UTX2 receivers.
39	DRX2n	Diff I/O	Differential negative input/output for downstream facing RX2 port.
40	DRX2p	Diff I/O	Differential positive input/output for downstream facing RX2 port.
Thermal Pad		GND	Ground

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	−0.3	4	V
V _{IN_DIFF}	Differential voltage at differential input pins.		±2.5	V
V _{IN_SE}	Single-ended input voltage at differential input pins.	−0.5	4	V
V _{IN_CMOS}	Input voltage at CMOS inputs	−0.3	4	V
T _{stg}	Storage temperature	−65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±5000	V
		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{I2C}	External supply which SDA and SCL are pulled up too	1.7		3.6	V
V _{PSN}	Power supply noise on V _{CC}			100	mV
T _A	TUSB1044A ambient temperature	0		70	°C
	TUSB1044AI ambient temperature	−40		85	°C
T _J	TUSB1044A junction temperature			105	°C
	TUSB1044AI junction temperature			125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		Device	UNIT
		RNQ (WQFN)	
		40 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	37.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	20.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	9.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	9.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	2.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power						
P _{USB-ACTIVE}	Average power when configured for USB 3.2x1 only mode.	Link in U0 with GEN2 data transmission; EQ control pins = NC; K28.5 pattern at 10Gbps; V _{ID} = 1000mVp-p; V _{OD} Linearity = 900mVp-p; CTL1 = L; CTL0 = H		297		mW
P _{USB-DP-ACTIVE}	Average power when configured for USB 3.2x1 and 2 lane DP.	Link in U0 with GEN2 data transmission and DP active; EQ control pins = NC; K28.5 pattern at 10Gbps; V _{ID} = 1000mVp-p; V _{OD} Linearity = 900mVp-p; CTL1 = H; CTL0 = H		578		mW
P _{CUSTOM-ACTIVE}	Average power when configured for USB 3.2x2	Link in U0 with GEN2 data transmission; EQ control pins = NC; K28.5 pattern at 10Gbps; V _{ID} = 1000mVp-p; V _{OD} Linearity = 900mVp-p;		578		mW
P _{CUSTOM-ACTIVE}	Average power when configured for USB 3.2x1 and 2 channel custom alt mode.	Link in U0 with GEN2 data transmission and custom alt mode active; EQ control pins = NC; K28.5 pattern at 10Gbps; V _{ID} = 1000mVp-p; V _{OD} Linearity = 900mVp-p; CTL1 = H; CTL0 = H		578		mW
P _{4DP-ACTIVE}	Average power when configured for Four DP lanes	Four active DP lanes; EQ control pins = NC; K28.5 pattern at 10Gbps; V _{ID} = 1000mVp-p; V _{OD} Linearity = 900mVp-p; CTL1 = H; CTL0 = L		564		mW
P _{USB-NC}	Average power when configured for USB3.2x1 only and nothing connected to TXP/N pins.	No USB device connected; CTL1 = L; CTL0 = H		2.5		mW
P _{USB-U2U3}	Average power when configured for USB3.2x1 only and link in U2 or U3 state.	Link in U2 or U3 state; CTL1 = L; CTL0 = H		2		mW
P _{SHUTDOWN}	Average power when device in Shutdown	CTL1 = L; CTL0 = L; I2C_EN = 0;		0.65		mW
4-State CMOS Inputs(UEQ[1:0], DEQ[1:0], CFG[1:0], A[1:0], I2C_EN, VIO_SEL)						
I _{IH}	High-level input current	V _{CC} = 3.6V; V _{IN} = 3.6V	20		80	μA
I _{IL}	Low-level input current	V _{CC} = 3.6V; V _{IN} = 0V	–160		–40	μA
4-Level V _{TH}	Threshold 0 / R	V _{CC} = 3.3V		0.55		V
	Threshold R/ Float	V _{CC} = 3.3V		1.65		V
	Threshold Float / 1	V _{CC} = 3.3V		2.7		V
R _{PU}	Internal pullup resistance			46		kΩ
R _{PD}	Internal pulldown resistance			95		kΩ
2-State CMOS Input (CTL0, CTL1, FLIP, HPDIN, SLP_S0#, SWAP, DIR[1:0]).						
V _{IH-3.3V}	High-level input voltage	V _{CC} = 3.3V; VIO_SEL = "0" or "R";	2		3.6	V
V _{IL-3.3V}	Low-level input voltage	V _{CC} = 3.3V; VIO_SEL = "0" or "R";	0		0.8	V
V _{IH-1.8V}	High-level input voltage	V _{CC} = 3.3V; VIO_SEL = "F" or "1";	1.2		3.6	V
V _{IL-1.8V}	Low-level input voltage	V _{CC} = 3.3V; VIO_SEL = "F" or "1";	0		0.4	V
R _{PD_CTL1}	Internal pulldown resistance for CTL1, CTL0, DIR0, DIR1, FLIP, SLP_S0#			500		kΩ
R _{PD_HPDI}	Internal pulldown resistance for HPDIN			400		kΩ
R _{PD_SWAP}	Internal pulldown resistance for SWAP			200		kΩ
I _{IH}	High-level input current	V _{IN} = 3.6V	–25		25	μA
I _{IL}	Low-level input current	V _{IN} = GND, V _{CC} = 3.6V	–25		25	μA

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I2C Control Pins SCL, SDA						
V _{IH-3.3V}	High-level input voltage	V _{CC} = 3.3V; VIO_SEL = "0" or "F"; I2C Mode Enabled;	2		3.6	V
V _{IL-3.3V}	Low-level input voltage	V _{CC} = 3.3V; VIO_SEL = "0" or "F"; I2C Mode Enabled;	0		0.8	V
V _{IH-1.8V}	High-level input voltage	V _{CC} = 3.3V; VIO_SEL = "R" or "1"; I2C Mode Enabled;	1.2		3.6	V
V _{IL-1.8V}	Low-level input voltage	V _{CC} = 3.3V; VIO_SEL = "R" or "1"; I2C Mode Enabled;	0		0.4	V
V _{OL}	Low-level output voltage	I2C_EN ! = "0"; I _{OL} = 3mA	0		0.4	V
I _{OL}	Low-level output current	I2C_EN ! = "0"; V _{OL} = 0.4V	20			mA
I _{I-I2C}	Input current on SDA pin	0.1 × V _{I2C} < Input voltage < 3.3V	–10		10	μA
C _{I-I2C}	Input capacitance		0.5		5	pF
USB Gen 2 Differential Receiver (UTX1P/N, UTX2P/N, DRX1P/N, DRX2P/N)						
V _{RX-DIFF-PP}	Input differential peak-peak voltage swing dynamic range	AC-coupled differential peak-to-peak signal measured post CTLE through a reference channel		2000		mVpp
V _{RX-DC-CM}	Common-mode voltage bias in the receiver (DC)			0		V
R _{RX-DIFF-DC}	Differential input impedance (DC)	Present after a GEN 2 device is detected on TXP/TXN	72		120	Ω
R _{RX-CM-DC}	Receiver DC common-mode impedance	Present after a GEN 2 device is detected on TXP/TXN	18		30	Ω
Z _{RX-HIGH-IMP-DC-POS}	Common-mode input impedance with termination disabled (DC)	Present when no GEN 2 device is detected on TXP/TXN. Measured over the range of 0V to 500mV with respect to GND.	25			kΩ
V _{SIGNAL-DET-DIFF-PP}	Input differential peak-to-peak signal detect assert level	10Gbps PRBS7 pattern; low loss input channel;		80		mV
V _{RX-IDLE-DET-DIFF-PP}	Input differential peak-to-peak signal detect deassert level	10Gbps PRBS7 pattern; low loss input channel;		60		mV
V _{RX-LFPS-DET-DIFF-PP}	Low-frequency Periodic Signaling (LFPS) Detect Threshold	Below the minimum is squelched.	100		300	mV
C _{RX}	RX input capacitance to GND	At 5GHz			0.3	pF
RL _{RX-DIFF}	Differential return loss	50MHz to 2.5GHz at 90Ω		–13		dB
RL _{RX-DIFF}	Differential return loss	5GHz at 90Ω		–12		dB
RL _{RX-CM}	Common-mode return loss	50MHz to 5GHz at 90Ω		–10.5		dB
EQ _{SSP}	Receiver equalization at maximum setting	UEQ[1:0] and DEQ[1:0] at 5GHz.		10		dB
USB Gen 2 Differential Transmitter (DTX1P/N, DTX2P/N, URX1P/N, URX2P/N)						
V _{TX-DIFF-PP}	Transmitter dynamic differential voltage swing range			1500		mVpp
V _{TX-RCV-DETECT}	Amount of voltage change allowed during Receiver Detection	At 3.3V			600	mV
V _{TX-CM-IDLE-DELTA}	Transmitter idle common-mode voltage change while in U2/U3 and not actively transmitting LFPS	measured at the connector side of the AC coupling caps with 50Ω load	–600		600	mV
V _{TX-DC-CM}	Common-mode voltage bias in the transmitter (DC)			1.75	2.3	V

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{TX-CM-AC-PP-ACTIVE}	Tx AC common-mode voltage active	Rx EQ setting matches input channel loss; Max mismatch from Txp + Txn for both time and amplitude; –40°C to 85°C;			100	mVpp
V _{TX-IDLE-DIFF-AC-PP}	AC electrical idle differential peak-to-peak output voltage	At package pins	0		10	mV
V _{TX-IDLE-DIFF-DC}	DC electrical idle differential output voltage	At package pins after low-pass filter to remove AC component	0		14	mV
R _{TX-DIFF}	Differential impedance of the driver		75		120	Ω
C _{AC-COUPLING}	AC coupling capacitor		75		265	nF
R _{TX-CM}	Common-mode impedance of the driver	Measured with respect to AC ground over 0V to 500mV	18		30	Ω
I _{TX-SHORT}	TX short circuit current	TX + /- shorted to GND			74	mA
RL _{TX-DIFF}	Differential return loss	50MHz to 2.5GHz at 90Ω		–13		dB
RL _{TX-DIFF}	Differential return loss	5GHz at 90Ω		–10.5		dB
RL _{TX-CM}	Common-mode return loss	50MHz to 5GHz at 90Ω		–10		dB
AC Characteristics						
Crosstalk	Differential cross talk between TX and RX signal pairs	At 5GHz		–30		dB
G _{LF}	Low-frequency voltage gain for 0dB setting.	At 100MHz; 200mVpp < V _{ID} < 2000mVpp; 0dB DC Gain;	–1	0	1	dB
CP _{1 dB-LF-1100}	Low-frequency –1dB compression point	At 100MHz; 200 mVpp < V _{ID} < 2000 mVpp; 1100mVpp linearity setting;		1100		mVpp
CP _{1 dB-HF-1100}	High-frequency –1dB compression point	At 5GHz; 200mVpp < V _{ID} < 2000 mVpp; 1100mVpp linearity setting;		1200		mVpp
f _{LF}	Low-frequency cutoff	200mVpp < V _{ID} < 2000mVpp		22	50	kHz
D _J	TX output deterministic jitter	200mVpp < V _{ID} < 2000mVpp, PRBS7, 10Gbps		0.07		Upp
D _J	TX output deterministic jitter	200mVpp < V _{ID} < 2000mVpp, PRBS7, 8.1Gbps		0.07		Upp
T _J	TX output total jitter	200mVpp < V _{ID} < 2000mVpp, PRBS7, 10Gbps		0.11		Upp
T _J	TX output total jitter	200 mVpp < V _{ID} < 2000 mVpp, PRBS7, 8.1Gbps		0.11		Upp
DisplayPort Receiver (UTX1P/N, UTX2P/N, URX1P/N, URX2P/N)						
V _{ID_PP}	Peak-to-peak input differential dynamic voltage range			1500		V
V _{IC}	Input common-mode voltage			0		V
C _{AC}	AC coupling capacitance		75		265	nF
EQ _{DP}	Receiver equalizer	DPEQ1, DPEQ0 at 4.05GHz		9.5		dB
d _R	Data rate	UHBR10			10.0	Gbps
R _{ti}	Input Termination resistance		80	100	120	Ω
DisplayPort Transmitter (DTX1P/N, DTX2P/N, DRX1P/N, DRX2P/N)						
V _{TX-DIFFPP}	VOD dynamic range			1500		mV
AUXP/N and SBU1/2						
R _{ON}	Output ON resistance	V _{CC} = 3.3V; V _I = 0V to 0.4V for AUXP; V _I = 2.7V to 3.6V for AUXN		5	12	Ω
ΔR _{ON}	ON resistance mismatch within pair	V _{CC} = 3.3V; V _I = 0V to 0.4V for AUXP; V _I = 2.7V to 3.6V for AUXN			2.0	Ω

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{ON_FLAT}	ON resistance flatness (RON max – RON min) measured at identical VCC and temperature	V _{CC} = 3.3V; V _I = 0V to 0.4V for AUXP; V _I = 2.7V to 3.6V for AUXN			1.0	Ω
V _{AUXP_DC_CM}	AUX Channel DC common-mode voltage for AUXP and SBU1.	V _{CC} = 3.3V	0		0.4	V
V _{AUXN_DC_CM}	AUX Channel DC common-mode voltage for AUXN and SBU2	V _{CC} = 3.3V	2.7		3.6	V

5.6 Timing Requirements

		MIN	NOM	MAX	UNIT
I²C Timing					
f _{SCL}	I ² C clock frequency			1	MHz
t _{BUF}	Bus free time between START and STOP conditions	0.5			μs
t _{HDSTA}	Hold time after repeated START condition. After this period, the first clock pulse is generated	0.26			μs
t _{LOW}	Low period of the I ² C clock	0.5			μs
t _{HIGH}	High period of the I ² C clock	0.26			μs
t _{SUSTA}	Setup time for a repeated START condition	0.26			μs
t _{HDDAT}	Data hold time	0			μs
t _{SUDAT}	Data setup time	50			ns
t _R	Rise time of both SDA and SCL signals			120	ns
t _F	Fall time of both SDA and SCL signals	20 × (V _{I2C} /5.5V)		120	ns
t _{SUSTO}	Setup time for STOP condition	0.26			μs
C _{BUS}	Capacitive load for each bus line			100	pF
HPDIN and CTL1					
t _{CTL1_DEBO_UNCE}	CTL1 and HPDIN debounce time when transitioning from H to L. DP lanes disabled if low is greater than minimum value.	2.5			ms
USB3.1 and DisplayPort mode transition requirement GPIO mode					
t _{GP_USB_4D_P}	Minimum overlap of CTL0 and CTL1 when transitioning from USB 3.1 only mode to 4-lane DisplayPort mode or vice versa	4			μs
Power-on timings					
t _{d_pg}	V _{CC(MIN)} to Internal power good asserted high			500	μs
t _{cfg_su}	CFG pins setup	350			μs
t _{cfg_hd}	CFG pin hold	10			μs
t _{ctl_db}	CTL[1:0] and FLIP pin debounce			16	ms
t _{VCC_RAMP}	VCC supply ramp requirement	0.1		100	ms

5.7 Switching Characteristics



over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
USB 3.1						
t _{IDLEEntry}	Delay from U0 to electrical idle			0.16		ns
t _{IDLEExit_U1}	U1 exist time: break in electrical idle to the transmission of LFPS			0.16		ns
t _{IDLEExit_U2U3}	U2/U3 exit time: break in electrical idle to transmission of LFPS			5		μs

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{RXDET_IN} TVL	RX detect interval while in disconnect				12	ms
$t_{IDLEExit_D}$ ISC	Disconnect exit time			12		ms
t_{Exit_SHTD} N	Shutdown exit time	CTL0 = Vcc/2 to U2U3		0.5		ms
t_{DIFF_DLY}	Differential propagation delay				300	ps
$t_{PWRUPAC}$ TIVE	Time when Vcc reaches 70% to device active				1	ms
$t_{R/F}$	Output rise/fall time	20% to 80% of differential voltage measured 1.7 inch from the output pin; Input signal rise/fall faster than 35ps;		35		ps
t_{RF-MM}	Output rise/fall time mismatch	20% to 80% of differential voltage measured 1.7 inch from the output pin			2.6	ps
AUXP/N and SBU1/2						
t_{AUX_PD}	Switch propagation delay				1050	ps
$t_{AUX_SW_OFF}$	Switching time CTL1 to switch OFF				500	ns
$t_{AUX_SW_ON}$	Switching time CTL1 to switch ON				500	ns
t_{AUX_INTR} A	Intra-pair output skew				100	ps

5.8 Typical Characteristics



5.8 Typical Characteristics (continued)




Figure 5-3. Input Return Loss Performance of the Upstream Ports




Figure 5-4. Output Return Loss Performance of the Upstream Ports




Figure 5-5. Downstream-to-Upstream Linearity Performance at 5GHz




Figure 5-6. Downstream-to-Upstream Linearity Performance at 4.05GHz




Figure 5-7. Downstream-to-Upstream Linearity Performance at 100MHz




Figure 5-8. Upstream-to-Downstream Linearity Performance at 5GHz

5.8 Typical Characteristics (continued)




Figure 5-9. Upstream-to-Downstream Linearity Performance at 4.05GHz






Figure 5-10. Upstream-to-Downstream Linearity Performance at 100MHz



Source: Data Rate: 10Gbps; Data Pattern: PRBS7; Swing: 1Vpp
Channel: Upstream-to-Downstream, 12in 6mil Input PCB Channel
Settings: EQ Setting: 8; DC Gain Setting: 0dB; Linear Range Setting: 1100mVpp

Figure 5-11. Output Eye-Pattern Performance at 10Gbps



Source: Data Rate: 8.1Gbps; Data Pattern: PRBS7; Swing: 1Vpp
Channel: Upstream-to-Downstream, 12in 6mil Input PCB Channel
Settings: EQ Setting: 7; DC Gain Setting: 0dB; Linear Range Setting: 1100mVpp

Figure 5-12. Output Eye-Pattern Performance at 8.1Gbps

5.8 Typical Characteristics (continued)




Figure 5-13. Upstream-to-Downstream EQ Settings Curves




Figure 5-14. Downstream-to-Upstream EQ Settings Curves




Figure 6-1. I²C Timing Diagram Definitions




Figure 6-2. USB3.2 to 4-Lane DisplayPort in GPIO Mode




Figure 6-3. Propagation Delay




Figure 6-4. Electrical Idle Mode Exit and Entry Delay






Figure 6-5. Output Rise and Fall Times



Copyright © 2017, Texas Instruments Incorporated

Figure 6-6. AUX to SBU Switch ON Timing Diagram



Copyright © 2017, Texas Instruments Incorporated

Figure 6-7. AUX to SBU Switch OFF Timing Diagram




Figure 6-8. Power-Up Timing Diagram

7 Detailed Description

7.1 Overview

The TUSB1044A is a USB Type-C Alt Mode redriver switch supporting data rates up to 10.0Gbps. This device implements 5th generation USB redriver technology. The device is used for configurations C, D, E, and F from the VESA® DisplayPort™ Alt Mode on USB Type-C Standard. The device can also be configured to support custom USB Type-C alternate modes.

The TUSB1044A provides several levels of receive equalization to compensate for cable and board trace loss due to inter-symbol interference (ISI) when USB 3.2 Gen 2 or DisplayPort (or other Alt modes) signals travel across a PCB or cable. This device requires a 3.3V power supply. The device comes for both commercial temperature range and industrial temperature range operation.

For host (source) or device (sink) applications, the TUSB1044A enables the system to pass both transmitter compliance and receiver jitter tolerance tests for USB 3.2 Gen 2 and DisplayPort version 2.1 UHBR10. The redriver recovers incoming data by applying equalization that compensates for channel loss, and drives out signals with a high differential voltage. Each channel has a receiver equalizer with selectable gain settings. Equalization control for upstream and downstream facing ports can be set using UEQ[1:0], and DEQ[1:0] pins respectively or through the I²C interface.


Moreover, the CFG[1:0] or the equivalent I²C registers provide the ability to control the EQ DC gain and the voltage linearity range for all the channels (see also [Table 7-9](#)). This flexible control allows users to set up the device to pass various standard compliance requirements.

The TUSB1044A advanced state machine makes the device transparent to hosts and devices. After power up, the TUSB1044A periodically performs receiver detection on the TX pairs. If the device detects a USB 3.2 receiver, the RX termination is enabled, and the TUSB1044A is ready to re-drive.

The TUSB1044A provides extremely flexible data path signal direction control using the CTL[1:0], FLIP, DIR[1:0], and SWAP pins or through the I²C interface. Refer to [Table 7-5](#) for detailed information on the input-to-output signal pin mapping.

The device ultra-low-power architecture operates at a 3.3V power supply and achieves enhanced performance. The automatic LFPS De-Emphasis control further enables the system to be USB 3.2 compliant.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 USB 3.2

The TUSB1044A supports USB 3.2 data rates up to 20Gbps when operating in USB3.2 x2 mode (USB32_BY2_EN = 1) and up to 10Gbps when operating in USB3.2 x1 mode (USB32_BY2_EN = 0). The TUSB1044A supports all the USB defined power states (U0, U1, U2, and U3). The TUSB1044A is a linear redriver, therefore the TUSB1044A cannot decode USB3.2 physical layer traffic. The TUSB1044A monitors the actual physical layer conditions like receiver termination, electrical idle, LFPS, and SuperSpeed signaling rate to determine the USB power state of the USB3.2 interface.

The TUSB1044A features an intelligent low-frequency periodic signaling (LFPS) detector. The LFPS detector automatically senses the low-frequency signals and disables receiver equalization functionality. When not receiving LFPS, the TUSB1044A enables receiver equalization based on the UEQ[1:0] and DEQ[1:0] pins or values programmed into UEQ[3:0]_SEL, and DEQ[3:0]_SEL registers.

7.3.2 USB 3.2 x2 Description

The TUSB1044A configured for USB 3.2 x2 mode determines if the link is operating in USB 3.2 x2 or in USB 3.2 x1. If the link is USB 3.2 x2, then TUSB1044A operates with one port operating as a USB 3.2 x1 port and the remaining port following the lead of the other port. The port functioning as a USB 3.2 x1 port is called the config lane. The determination of the config lane is based solely on the Type-C orientation. For normal orientation (FLIP = L), Port 1 is the config lane. For the flipped orientation (FLIP = H), Port 2 is the config lane.

In USB 3.2 x2, the config lane operates as a standard USB 3.2 x1 port. While in all USB low power states (Disconnect, U1, U2, and U3), the non-config lane is disabled to conserve power. Entry to and exit from these low power states is determined solely by the config lane. If the config lane detects an exit from a low power state, then the non-config is enabled.

Table 7-1. Config Lane Selection

DIR0 PIN OR DIR0 REGISTER	FLIP PIN OR FLIP_SEL REGISTER	CONFIG LANE	NON-CONFIG LANE
0 (source)	0	DRX1 -> URX1	DRX2 -> URX2
		UTX1 -> DTX1	UTX2 -> DTX2
	1	DRX2 -> URX2	DRX1 -> URX1
		UTX2 -> DTX2	UTX1 -> DTX1
1 (sink)	0	DRX2 -> URX2	DRX1 -> URX1
		UTX2 -> DTX2	UTX1 -> DTX1
	1	DRX1 -> URX1	DRX2 -> URX2
		UTX1 -> DTX1	UTX2 -> DTX2

Note

In GPIO mode the TUSB1044A is enabled for USB3.2 x2 mode when all the following conditions are true: DIR1 pin = H, DIR0 pin = L or H, CTL0 pin = H and CTL1 pin = H.

In I²C mode, USB3.2 x2 mode is disabled by default. USB3.2x2 in I²C mode is enabled if either of the following conditions is true:

- At offset 0xA, USB32_BY2_EN bit = 1'b1 and CTLSEL_1:0 bits = 2'b01.
- At offset 0xA, CTLSEL_1:0 bits = 2'b11, and at offset 0xC, DIR_SEL bits = 2'b10 or 2'b11

7.3.3 DisplayPort

The TUSB1044A supports up to four DisplayPort lanes at data rates up to 10.0Gbps (UHBR10). The TUSB1044A, when configured in DisplayPort mode, monitors the native AUX traffic between the DisplayPort source and DisplayPort sink. For the purposes of reducing power, the TUSB1044A manages the number of active DisplayPort lanes based on the content of the AUX transactions. The TUSB1044A snoops native

AUX writes to the DPCD registers 00101h (LANE_COUNT_SET) and 00600h (SET_POWER_STATE) of the DisplayPort sink. The TUSB1044A disables or enables lanes based on value written to LANE_COUNT_SET. The TUSB1044A disables all lanes when SET_POWER_STATE is in the D3. Otherwise, active lanes are based on the value of LANE_COUNT_SET.

DisplayPort AUX snooping is enabled by default but can be disabled by changing the AUX_SNOOP_DISABLE register. When AUX snoop is disabled, management of TUSB1044A DisplayPort lanes are controlled through various configuration registers.

7.3.4 4-Level Inputs

The TUSB1044A has (I2C_EN, UEQ[1:0], DEQ[1:0], CFG[1:0], and A[1:0]) 4-level inputs pins that are used to control the equalization gain, voltage linearity range, and place TUSB1044A into different modes of operation. These 4-level inputs use a resistor divider to help set the four valid levels and provide a wider range of control settings. There are internal pullup and pulldown resistors. These resistors, together with the external resistor connection combine to achieve the desired voltage level.

Table 7-2. 4-Level Control Pin Settings

LEVEL	SETTINGS
0	Option 1: Tie 1K Ω 5% to GND. Option 2: Tie directly to GND.
R	Tie 20K Ω 5% to GND.
F	Float (leave pin open)
1	Option 1: Tie 1K Ω 5% to V _{CC} . Option 2: Tie directly to V _{CC} .

Note

All 4-level inputs are latched on rising edge of internal reset. After T_{cfg_hd}, the internal pullup and pulldown resistors are isolated to save power.

7.3.5 Receiver Linear Equalization

The purpose of receiver equalization is to compensate for channel insertion loss and inter-symbol interference in the system. The receiver overcomes these losses by attenuating the low-frequency components of the signals with respect to the high-frequency components. Select the proper gain setting to match the channel insertion loss. Two 4-level input pins enable up to 16 possible equalization settings. The upstream path and the downstream path each have two 4-level inputs for equalization settings; UEQ[1:0] and DEQ[1:0] respectively. The TUSB1044A also provides the flexibility of adjusting equalization settings through I²C registers URX[2:1]EQ_SEL, UTX[2:1]EQ_SEL, DRX[2:1]EQ_SEL, and DTX[2:1]EQ_SEL for each individual channel and for each direction (upstream or downstream).

7.4 Device Functional Modes

7.4.1 Device Configuration in GPIO Mode

The TUSB1044A is in GPIO configuration when I2C_EN = 0 or I2C_EN = F. The TUSB1044A supports operational combinations with USB and two different Type-C Alternate Modes. One combination includes USB and Alternate Mode DisplayPort, and the other combination includes USB and custom Alternate Mode. For each operational combination, the data path directions can be further set using the DIR[1:0] pins or through I²C to enable the device to operate in the source or sink sides. See also [Table 7-3](#).

When the device is set to operate in a USB and Alternate Mode DisplayPort, the following configurations can be further set: USB3.2 only, two DisplayPort lanes + USB3.2, or four DisplayPort lanes (no USB3.2). The CTL1 pin controls whether DisplayPort mode is enabled. The combination of CTL1 and CTL0 selects between USB3.2 only, two lanes of DisplayPort, or four lanes of DisplayPort as detailed in [Table 7-3](#). The AUXP/N to SBU1/2 mapping is controlled based on [Table 7-4](#).

When the device is set to operate in a USB and custom Alternate Mode, the following configurations can be further set: USB3.2 only, two channels of custom Alternate Mode + USB3.2, or four channels of custom Alternate Mode (no USB3.2). The CTL1 pin controls whether custom Alternate Mode is enabled. The combination of CTL1 and CTL0 selects between USB3.2 only, two channels of custom Alternate Mode, or four channels of custom Alternate Mode as detailed in [Table 7-3](#). The AUXP/N to SBU1/2 mapping is controlled based on [Table 7-4](#).

Further data path direction control can be achieved using the SWAP pin. When set high, the SWAP pin reverses the data path direction on all the channels and swaps the equalization settings of the upstream and downstream facing input ports. This pin can be useful in active cable application with the TUSB1044A installed on only one end. The SWAP pin can be set based on which cable end is plugged to the source or sink side receptacle

After power-up (VCC from 0V to 3.3V), the TUSB1044A defaults to USB3.2 mode. The USB PD controller, upon detecting no device attached to Type-C port or USB3.2 operation not required by attached device, must take the TUSB1044A out of USB3.1 mode by transitioning the CTL0 pin from L to H and back to L.

Table 7-3. GPIO Configuration Control

DIR1 PIN	DIR0 PIN	CTL1 PIN	CTL0 PIN	FLIP PIN	TUSB1044A CONFIGURATION	VESA® DisplayPort™ ALT MODE DFP_D CONFIGURATION
USB + DisplayPort Alternate Mode (Source Side)						
L	L	L	L	L	Power Down	—
L	L	L	L	H	Power Down	—
L	L	L	H	L	One Port USB 3.2 - No Flip	—
L	L	L	H	H	One Port USB 3.2 – With Flip	—
L	L	H	L	L	4-Lane DP - No Flip	C and E
L	L	H	L	H	4-Lane DP – with Flip	C and E
L	L	H	H	L	One Port USB 3.2 + 2-Lane DP- No Flip	D and F
L	L	H	H	H	One Port USB 3.2 + 2-Lane DP– with Flip	D and F
USB + DisplayPort Alternate Mode (Sink Side)						

Table 7-3. GPIO Configuration Control (continued)

DIR1 PIN	DIR0 PIN	CTL1 PIN	CTL0 PIN	FLIP PIN	TUSB1044A CONFIGURATION	VESA® DisplayPort™ ALT MODE DFP_D CONFIGURATION
L	H	L	L	L	Power Down	–
L	H	L	L	H	Power Down	–
L	H	L	H	L	One Port USB 3.2 - No Flip	–
L	H	L	H	H	One Port USB 3.2 – With Flip	–
L	H	H	L	L	4-Lane DP - No Flip	C and E
L	H	H	L	H	4-Lane DP – With Flip	C and E
L	H	H	H	L	One Port USB 3.2 + 2-Lane DP- No Flip	D and F
L	H	H	H	H	One Port USB 3.2 + 2-Lane DP– With Flip	D and F
USB + Custom Alternate Mode (Source Side)						
H	L	L	L	L	Power Down	–
H	L	L	L	H	Power Down	–
H	L	L	H	L	One Port USB 3.2 - No Flip	–
H	L	L	H	H	One Port USB 3.2 – With Flip	–
H	L	H	L	L	4-Channel Custom Alt Mode - No Flip	–
H	L	H	L	H	4-Channel Custom Alt Mode– With Flip	–
H	L	H	H	L	USB 3.2 x2 - No Flip	–
H	L	H	H	H	USB 3.2 x2 – With Flip	–
USB + Custom Alternate Mode (Sink Side)						
H	H	L	L	L	Power Down	-
H	H	L	L	H	Power Down	-
H	H	L	H	L	One Port USB 3.2 - No Flip	-
H	H	L	H	H	One Port USB 3.2 – With Flip	-
H	H	H	L	L	4-Channel Custom Alt Mode - No Flip	-
H	H	H	L	H	4-Channel Custom Alt Mode– With Flip	-
H	H	H	H	L	USB 3.2 x2 - No Flip	-
H	H	H	H	H	USB 3.2 x2 – With Flip	-

Table 7-4. GPIO AUXP/N to SBU1/2 Mapping

CTL1 PIN	FLIP PIN	MAPPING
H	L	AUXP -> SBU1 AUXN -> SBU2
H	H	AUXP -> SBU2 AUXN -> SBU1
L > 2ms	X	Open

Table 7-5 details the TUSB1044A mux routing. This table is valid for GPIO Mode. This table is also valid for I²C mode if CH_SWAP_SEL = 4'b0000 or 4'b1111.

Table 7-5. INPUT to OUTPUT Mapping

					SWAP = L			SWAP = H		
					FROM	FROM	TO	FROM	FROM	TO
DIR1 PIN	DIR0 PIN	CTL1 PIN	CTL0 PIN	FLIP PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN
USB + DisplayPort™ Alternate Mode (Source Side)										
Disabled										
L	L	L	L	L	NA	NA	NA	NA	NA	NA
L	L	L	L	H	NA	NA	NA	NA	NA	NA
USB3.2 only normal orientation										
L	L	L	H	L	DEQ[1:0]	DRX1P	URX1P (SSRXP)	DEQ[1:0]	URX1P (SSTXP)	DRX1P
					DEQ[1:0]	DRX1N	URX1N (SSRXN)	DEQ[1:0]	URX1N (SSTXN)	DRX1N
					UEQ[1:0]	UTX1P (SSTXP)	DTX1P	UEQ[1:0]	DTX1P	UTX1P (SSRXP)
					UEQ[1:0]	UTX1N (SSTXN)	DTX1N	UEQ[1:0]	DTX1N	UTX1N (SSRXN)
USB3.2 only flip orientation										
L	L	L	H	H	DEQ[1:0]	DRX2P	URX2P (SSRXP)	DEQ[1:0]	URX2P (SSTXP)	DRX2P
					DEQ[1:0]	DRX2N	URX2N (SSRXN)	DEQ[1:0]	URX2N (SSTXN)	DRX2N
					UEQ[1:0]	UTX2P (SSTXP)	DTX2P	UEQ[1:0]	DTX2P	UTX2P (SSRXP)
					UEQ[1:0]	UTX2N (SSTXN)	DTX2N	UEQ[1:0]	DTX2N	UTX2N (SSRXN)
4-lane DP normal orientation										
L	L	H	L	L	UEQ[1:0]	URX2P (DP0P)	DRX2P	UEQ[1:0]	DRX2P	URX2P (DP0P)
					UEQ[1:0]	URX2N (DP0N)	DRX2N	UEQ[1:0]	DRX2N	URX2N (DP0N)
					UEQ[1:0]	UTX2P (DP1P)	DTX2P	UEQ[1:0]	DTX2P	UTX2P (DP1P)
					UEQ[1:0]	UTX2N (DP1N)	DTX2N	UEQ[1:0]	DTX2N	UTX2N (DP1N)
					UEQ[1:0]	UTX1P (DP2P)	DTX1P	UEQ[1:0]	DTX1P	UTX1P (DP2P)
					UEQ[1:0]	UTX1N (DP2N)	DTX1N	UEQ[1:0]	DTX1N	UTX1N (DP2N)
					UEQ[1:0]	URX1P (DP3P)	DRX1P	UEQ[1:0]	DRX1P	URX1P (DP3P)
					UEQ[1:0]	URX1N (DP3N)	DRX1N	UEQ[1:0]	DRX1N	URX1N (DP3N)
4-lane DP flip orientation										

Table 7-5. INPUT to OUTPUT Mapping (continued)

					SWAP = L			SWAP = H		
					FROM	FROM	TO	FROM	FROM	TO
DIR1 PIN	DIR0 PIN	CTL1 PIN	CTL0 PIN	FLIP PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN
L	L	H	L	H	UEQ[1:0]	URX1P (DP0P)	DRX1P	UEQ[1:0]	DRX1P	URX1P (DP0P)
					UEQ[1:0]	URX1N (DP0N)	DRX1N	UEQ[1:0]	DRX1N	URX1N (DP0N)
					UEQ[1:0]	UTX1P (DP1P)	DTX1P	UEQ[1:0]	DTX1P	UTX1P (DP1P)
					UEQ[1:0]	UTX1N (DP1N)	DTX1N	UEQ[1:0]	DTX1N	UTX1N (DP1N)
					UEQ[1:0]	UTX2P (DP2P)	DTX2P	UEQ[1:0]	DTX2P	UTX2P (DP2P)
					UEQ[1:0]	UTX2N (DP2N)	DTX2N	UEQ[1:0]	DTX2N	UTX2N (DP2N)
					UEQ[1:0]	URX2P (DP3P)	DRX2P	UEQ[1:0]	DRX2P	URX2P (DP3P)
					UEQ[1:0]	URX2N (DP3N)	DRX2N	UEQ[1:0]	DRX2N	URX2N (DP3N)
USB3.2 + 2-lane DP normal orientation										
L	L	H	H	L	DEQ[1:0]	DRX1P	URX1P (SSRXP)	DEQ[1:0]	URX1P (SSTXP)	DRX1P
					DEQ[1:0]	DRX1N	URX1N (SSRXN)	DEQ[1:0]	URX1N (SSTXN)	DRX1N
					UEQ[1:0]	UTX1P (SSTXP)	DTX1P	UEQ[1:0]	DTX1P	UTX1P (SSRXP)
					UEQ[1:0]	UTX1N (SSTXN)	DTX1N	UEQ[1:0]	DTX1N	UTX1N (SSRXN)
					UEQ[1:0]	URX2P (DP0P)	DRX2P	UEQ[1:0]	DRX2P	URX2P (DP0P)
					UEQ[1:0]	URX2N (DP0N)	DRX2N	UEQ[1:0]	DRX2N	URX2N (DP0N)
					UEQ[1:0]	UTX2P (DP1P)	DTX2P	UEQ[1:0]	DTX2P	UTX2P (DP1P)
					UEQ[1:0]	UTX2N (DP1N)	DTX2N	UEQ[1:0]	DTX2N	UTX2N (DP1N)
USB3.2 + 2-lane DP flip orientation										

Table 7-5. INPUT to OUTPUT Mapping (continued)

					SWAP = L			SWAP = H		
					FROM	FROM	TO	FROM	FROM	TO
DIR1 PIN	DIR0 PIN	CTL1 PIN	CTL0 PIN	FLIP PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN
L	L	H	H	H	DEQ[1:0]	DRX2P	URX2P (SSRXP)	DEQ[1:0]	URX2P (SSTXP)	DRX2P
					DEQ[1:0]	DRX2N	URX2N (SSRXN)	DEQ[1:0]	URX2N (SSTXN)	DRX2N
					UEQ[1:0]	UTX2P (SSTXP)	DTX2P	UEQ[1:0]	DTX2P	UTX2P (SSRXP)
					UEQ[1:0]	UTX2N (SSTXN)	DTX2N	UEQ[1:0]	DTX2N	UTX2N (SSRXN)
					UEQ[1:0]	URX1P (DP0P)	DRX1P	UEQ[1:0]	DRX1P	URX1P (DP0P)
					UEQ[1:0]	URX1N (DP0N)	DRX1N	UEQ[1:0]	DRX1N	URX1N (DP0N)
					UEQ[1:0]	UTX1P (DP1P)	DTX1P	UEQ[1:0]	DTX1P	UTX1P (DP1P)
					UEQ[1:0]	UTX1N (DP1N)	DTX1N	UEQ[1:0]	DTX1N	UTX1N (DP1N)
USB + DisplayPort Alternate Mode (Sink Side)										
Disabled										
L	H	L	L	L	NA	NA	NA	NA	NA	NA
L	H	L	L	H	NA	NA	NA	NA	NA	NA
USB3.2 only normal orientation										
L	H	L	H	L	UEQ[1:0]	UTX2P	DTX2P (SSRXP)	UEQ[1:0]	DTX2P (SSTXP)	UTX2P
					UEQ[1:0]	UTX2N	DTX2N (SSRXN)	UEQ[1:0]	DTX2N (SSTXN)	UTX2N
					DEQ[1:0]	DRX2P (SSTXP)	URX2P	DEQ[1:0]	URX2P	DRX2P (SSRXP)
					DEQ[1:0]	DRX2N (SSTXN)	URX2N	DEQ[1:0]	URX2N	DRX2N (SSRXN)
USB3.2 only flip orientation										
L	H	L	H	H	UEQ[1:0]	UTX1P	DTX1P (SSRXP)	UEQ[1:0]	DTX1P (SSTXP)	UTX1P
					UEQ[1:0]	UTX1N	DTX1N (SSRXN)	UEQ[1:0]	DTX1N (SSTXN)	UTX1N
					DEQ[1:0]	DRX1P (SSTXP)	URX1P	DEQ[1:0]	URX1P	DRX1P (SSRXP)
					DEQ[1:0]	DRX1N (SSTXN)	URX1N	DEQ[1:0]	URX1N	DRX1N (SSRXN)
4-lane DP normal orientation										

Table 7-5. INPUT to OUTPUT Mapping (continued)

					SWAP = L			SWAP = H		
					FROM	FROM	TO	FROM	FROM	TO
DIR1 PIN	DIR0 PIN	CTL1 PIN	CTL0 PIN	FLIP PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN
L	H	H	L	L	UEQ[1:0]	URX2P	DRX2P (DP3P)	UEQ[1:0]	DRX2P (DP3P)	URX2P
					UEQ[1:0]	URX2N	DRX2N (DP3N)	UEQ[1:0]	DRX2N (DP3N)	URX2N
					UEQ[1:0]	UTX2P	DTX2P (DP2P)	UEQ[1:0]	DTX2P (DP2P)	UTX2P
					UEQ[1:0]	UTX2N	DTX2N (DP2N)	UEQ[1:0]	DTX2N (DP2N)	UTX2N
					UEQ[1:0]	UTX1P	DTX1P (DP1P)	UEQ[1:0]	DTX1P (DP1P)	UTX1P
					UEQ[1:0]	UTX1N	DTX1N (DP1N)	UEQ[1:0]	DTX1N (DP1N)	UTX1N
					UEQ[1:0]	URX1P	DRX1P (DP0P)	UEQ[1:0]	DRX1P (DP0P)	URX1P
					UEQ[1:0]	URX1P	DRX1N (DP0P)	UEQ[1:0]	DRX1N (DP0N)	URX1N
4-lane DP flip orientation										
L	H	H	L	H	UEQ[1:0]	URX1P	DRX1P (DP3P)	UEQ[1:0]	DRX1P (DP3P)	URX1P
					UEQ[1:0]	URX1N	DRX1N (DP3N)	UEQ[1:0]	DRX1N (DP3N)	URX1N
					UEQ[1:0]	UTX1P	DTX1P (DP2P)	UEQ[1:0]	DTX1P (DP2P)	UTX1P
					UEQ[1:0]	UTX1N	DTX1N (DP2N)	UEQ[1:0]	DTX1N (DP2N)	UTX1N
					UEQ[1:0]	UTX2P	DTX2P (DP1P)	UEQ[1:0]	DTX2P (DP1P)	UTX2P
					UEQ[1:0]	UTX2N	DTX2N (DP1N)	UEQ[1:0]	DTX2N (DP1N)	UTX2N
					UEQ[1:0]	URX2P	DRX2P (DP0P)	UEQ[1:0]	DRX2P (DP0P)	URX2P
					UEQ[1:0]	URX2N	DRX2N (DP0N)	UEQ[1:0]	DRX2N (DP0N)	URX2N
USB3.2 + 2-lane DP normal orientation										

Table 7-5. INPUT to OUTPUT Mapping (continued)

					SWAP = L			SWAP = H		
					FROM	FROM	TO	FROM	FROM	TO
DIR1 PIN	DIR0 PIN	CTL1 PIN	CTL0 PIN	FLIP PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN
L	H	H	H	L	DEQ[1:0]	DRX2P (SSRXP)	URX2P	DEQ[1:0]	URX2P	DRX2P (SSRXP)
					DEQ[1:0]	DRX2N (SSRXN)	URX2N	DEQ[1:0]	URX2N	DRX2N (SSRXN)
					UEQ[1:0]	UTX2P	DTX2P (SSTXP)	UEQ[1:0]	DTX2P (SSTXP)	UTX2P
					UEQ[1:0]	UTX2N	DTX2N (SSTXN)	UEQ[1:0]	DTX2N (SSTXN)	UTX2N
					UEQ[1:0]	URX1P	DRX1P (DP0P)	UEQ[1:0]	DRX1P (DP0P)	URX1P
					UEQ[1:0]	URX1N	DRX1N (DP0N)	UEQ[1:0]	DRX1N (DP0N)	URX1N
					UEQ[1:0]	UTX1P	DTX1P (DP1P)	UEQ[1:0]	DTX1P (DP1P)	UTX1P
					UEQ[1:0]	UTX1N	DTX1N (DP1N)	UEQ[1:0]	DTX1N (DP1N)	UTX1N
USB3.2 + 2-lane DP flip orientation										
L	H	H	H	H	DEQ[1:0]	DRX1P (SSRXP)	URX1P	DEQ[1:0]	URX1P	DRX1P (SSRXP)
					DEQ[1:0]	DRX1N (SSRXN)	URX1N	DEQ[1:0]	URX1N	DRX1N (SSRXN)
					UEQ[1:0]	UTX1P	DTX1P (SSTXP)	UEQ[1:0]	DTX1P (SSTXP)	UTX1P
					UEQ[1:0]	UTX1N	DTX1N (SSTXN)	UEQ[1:0]	DTX1N (SSTXN)	UTX1N
					UEQ[1:0]	URX2P	DRX2P (DP0P)	UEQ[1:0]	DRX2P (DP0P)	URX2P
					UEQ[1:0]	URX2N	DRX2N (DP0N)	UEQ[1:0]	DRX2N (DP0N)	URX2N
					UEQ[1:0]	UTX2P	DTX2P (DP1P)	UEQ[1:0]	DTX2P (DP1P)	UTX2P
					UEQ[1:0]	UTX2N	DTX2N (DP1N)	UEQ[1:0]	DTX2N (DP1N)	UTX2N
USB + Custom Alternate Mode (Source Side)										
Disabled										
H	L	L	L	L	NA	NA	NA	NA	NA	NA
H	L	L	L	H	NA	NA	NA	NA	NA	NA
USB3.2 only normal orientation										
H	L	L	H	L	DEQ[1:0]	DRX1P	URX1P (SSRXP)	DEQ[1:0]	URX1P (SSTXP)	DRX1P
					DEQ[1:0]	DRX1N	URX1N (SSRXN)	DEQ[1:0]	URX1N (SSTXN)	DRX1N
					UEQ[1:0]	UTX1P (SSTXP)	DTX1P	UEQ[1:0]	DTX1P	UTX1P (SSRXP)
					UEQ[1:0]	UTX1N (SSTXN)	DTX1N	UEQ[1:0]	DTX1N	UTX1N (SSRXN)
USB3.2 only flip orientation										

Table 7-5. INPUT to OUTPUT Mapping (continued)

					SWAP = L			SWAP = H		
					FROM	FROM	TO	FROM	FROM	TO
DIR1 PIN	DIR0 PIN	CTL1 PIN	CTL0 PIN	FLIP PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN
H	L	L	H	H	DEQ[1:0]	DRX2P	URX2P (SSRXP)	DEQ[1:0]	URX2P (SSTXP)	DRX2P
					DEQ[1:0]	DRX2N	URX2N (SSRXN)	DEQ[1:0]	URX2N (SSTXN)	DRX2N
					UEQ[1:0]	UTX2P (SSTXP)	DTX2P	UEQ[1:0]	DTX2P	UTX2P (SSRXP)
					UEQ[1:0]	UTX2N (SSTXN)	DTX2N	UEQ[1:0]	DTX2N	UTX2N (SSRXN)
4-lane custom normal orientation										
H	L	H	L	L	DEQ[1:0]	DRX2P	URX2P (LN1RXP)	DEQ[1:0]	URX2P (LN1RXP)	DRX2P
					DEQ[1:0]	DRX2N	URX2N (LN1RXN)	DEQ[1:0]	URX2N (LN1RXN)	DRX2N
					UEQ[1:0]	UTX2P (LN1TXP)	DTX2P	UEQ[1:0]	DTX2P	UTX2P (LN1TXP)
					UEQ[1:0]	UTX2N (LN1TXN)	DTX2N	UEQ[1:0]	DTX2N	UTX2N (LN1TXN)
					UEQ[1:0]	UTX1P (LN0TXP)	DTX1P	UEQ[1:0]	DTX1P	UTX1P (LN0TXP)
					UEQ[1:0]	UTX1N (LN0TXN)	DTX1N	UEQ[1:0]	DTX1N	UTX1N (LN0TXN)
					DEQ[1:0]	DRX1P	URX1P (LN0RXP)	DEQ[1:0]	URX1P (LN0RXP)	DRX1P
					DEQ[1:0]	DRX1N	URX1N (LN0RXN)	DEQ[1:0]	URX1N (LN0RXN)	DRX1N
4-lane custom flip orientation										
H	L	H	L	H	DEQ[1:0]	DRX1P	URX1P (LN1RXP)	DEQ[1:0]	URX1P (LN1RXP)	DRX1P
					DEQ[1:0]	DRX1N	URX1N (LN1RXN)	DEQ[1:0]	URX1N (LN1RXN)	DRX1N
					UEQ[1:0]	UTX1P (LN1TXP)	DTX1P	UEQ[1:0]	DTX1P	UTX1P (LN1TXP)
					UEQ[1:0]	UTX1N (LN1TXN)	DTX1N	UEQ[1:0]	DTX1N	UTX1N (LN1TXN)
					UEQ[1:0]	UTX2P (LN0TXP)	DTX2P	UEQ[1:0]	DTX2P	UTX2P (LN0TXP)
					UEQ[1:0]	UTX2N (LN0TXN)	DTX2N	UEQ[1:0]	DTX2N	UTX2N (LN0TXN)
					DEQ[1:0]	DRX2P	URX2P (LN0RXP)	DEQ[1:0]	URX2P (LN0RXP)	DRX2P
					DEQ[1:0]	DRX2N	URX2N (LN0RXN)	DEQ[1:0]	URX2N (LN0RXN)	DRX2N
USB3.2 x 2 normal orientation										

Table 7-5. INPUT to OUTPUT Mapping (continued)

					SWAP = L			SWAP = H		
					FROM	FROM	TO	FROM	FROM	TO
DIR1 PIN	DIR0 PIN	CTL1 PIN	CTL0 PIN	FLIP PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN
H	L	H	H	L	DEQ[1:0]	DRX1P	URX1P (SSRXP)	DEQ[1:0]	URX1P (SSTXP)	DRX1P
					DEQ[1:0]	DRX1N	URX1N (SSRXN)	DEQ[1:0]	URX1N (SSTXN)	DRX1N
					UEQ[1:0]	UTX1P (SSTXP)	DTX1P	UEQ[1:0]	DTX1P	UTX1P (SSRXP)
					UEQ[1:0]	UTX1N (SSTXN)	DTX1N	UEQ[1:0]	DTX1N	UTX1N (SSRXN)
					UEQ[1:0]	UTX2P (LN0TXP)	DTX2P	UEQ[1:0]	DTX2P	UTX2P (LN0TXP)
					UEQ[1:0]	UTX2N (LN0TXN)	DTX2N	UEQ[1:0]	DTX2N	UTX2N (LN0TXN)
					DEQ[1:0]	DRX2P	URX2P (LN0RXP)	DEQ[1:0]	URX2P (LN0RXP)	DRX2P
					DEQ[1:0]	DRX2N	URX2N (LN0RXN)	DEQ[1:0]	URX2N (LN0RXN)	DRX2N
USB3.2 x 2 flip orientation										
H	L	H	H	H	DEQ[1:0]	DRX2P	URX2P (SSRXP)	DEQ[1:0]	URX2P (SSTXP)	DRX2P
					DEQ[1:0]	DRX2N	URX2N (SSRXN)	DEQ[1:0]	URX2N (SSTXN)	DRX2N
					UEQ[1:0]	UTX2P (SSTXP)	DTX2P	UEQ[1:0]	DTX2P	UTX2P (SSRXP)
					UEQ[1:0]	UTX2N (SSTXN)	DTX2N	UEQ[1:0]	DTX2N	UTX2N (SSRXN)
					UEQ[1:0]	UTX1P (LN0TXP)	DTX1P	UEQ[1:0]	DTX1P	UTX1P (LN0TXP)
					UEQ[1:0]	UTX1N (LN0TXN)	DTX1N	UEQ[1:0]	DTX1N	UTX1N (LN0TXN)
					DEQ[1:0]	DRX1P	URX1P (LN0RXP)	DEQ[1:0]	URX1P (LN0RXP)	DRX1P
					DEQ[1:0]	DRX1N	URX1N (LN0RXN)	DEQ[1:0]	URX1N (LN0RXN)	DRX1N
USB + Custom Alternate Mode (Sink Side)										
Disabled										
H	H	L	L	L	NA	NA	NA	NA	NA	NA
H	H	L	L	H	NA	NA	NA	NA	NA	NA
USB3.2 only normal orientation										
H	H	L	H	L	UEQ[1:0]	UTX2P	DTX2P (SSRXP)	UEQ[1:0]	DTX2P (SSTXP)	UTX2P
					UEQ[1:0]	UTX2N	DTX2N (SSRXN)	UEQ[1:0]	DTX2N (SSTXN)	UTX2N
					DEQ[1:0]	DRX2P (SSTXP)	URX2P	DEQ[1:0]	URX2P	DRX2P (SSRXP)
					DEQ[1:0]	DRX2N (SSTXN)	URX2N	DEQ[1:0]	URX2N	DRX2N (SSRXN)
USB3.2 only flip orientation										

Table 7-5. INPUT to OUTPUT Mapping (continued)

					SWAP = L			SWAP = H		
					FROM	FROM	TO	FROM	FROM	TO
DIR1 PIN	DIR0 PIN	CTL1 PIN	CTL0 PIN	FLIP PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN
H	H	L	H	H	UEQ[1:0]	UTX1P	DTX1P (SSRXP)	UEQ[1:0]	DTX1P (SSTXP)	UTX1P
					UEQ[1:0]	UTX1N	DTX1N (SSRXN)	UEQ[1:0]	DTX1N (SSTXN)	UTX1N
					DEQ[1:0]	DRX1P (SSTXP)	URX1P	DEQ[1:0]	URX1P	DRX1P (SSRXP)
					DEQ[1:0]	DRX1N (SSTXN)	URX1N	DEQ[1:0]	URX1N	DRX1N (SSRXN)
4-lane custom normal orientation										
H	H	H	L	L	DEQ[1:0]	DRX2P	URX2P (LN1TXP)	DEQ[1:0]	URX2P (LN1TXP)	DRX2P
					DEQ[1:0]	DRX2N	URX2N (LN1TXN)	DEQ[1:0]	URX2N (LN1TXN)	DRX2N
					UEQ[1:0]	UTX2P (LN1RXP)	DTX2P	UEQ[1:0]	DTX2P	UTX2P (LN1RXP)
					UEQ[1:0]	UTX2N (LN1RXN)	DTX2N	UEQ[1:0]	DTX2N	UTX2N (LN1RXN)
					UEQ[1:0]	UTX1P (LN0RXP)	DTX1P	UEQ[1:0]	DTX1P	UTX1P (LN0RXP)
					UEQ[1:0]	UTX1N (LN0RXN)	DTX1N	UEQ[1:0]	DTX1N	UTX1N (LN0RXN)
					DEQ[1:0]	DRX1P	URX1P (LN0RXP)	DEQ[1:0]	URX1P (LN0RXP)	DRX1P
					DEQ[1:0]	DRX1N	URX1N (LN0RXN)	DEQ[1:0]	URX1N (LN0RXN)	DRX1N
4-lane custom flip orientation										
H	H	H	L	H	DEQ[1:0]	DRX2P	URX2P (LN0RXP)	DEQ[1:0]	URX2P (LN0RXP)	DRX2P
					DEQ[1:0]	DRX2N	URX2N (LN0RXN)	DEQ[1:0]	URX2N (LN0RXN)	DRX2N
					UEQ[1:0]	UTX2P (LN0RXP)	DTX2P	UEQ[1:0]	DTX2P	UTX2P (LN0RXP)
					UEQ[1:0]	UTX2N (LN0RXN)	DTX2N	UEQ[1:0]	DTX2N	UTX2N (LN0RXN)
					UEQ[1:0]	UTX1P (LN0RXP)	DTX1P	UEQ[1:0]	DTX1P	UTX1P (LN0RXP)
					UEQ[1:0]	UTX1N (LN0RXN)	DTX1N	UEQ[1:0]	DTX1N	UTX1N (LN0RXN)
					DEQ[1:0]	DRX1P	URX1P (LN0TXP)	DEQ[1:0]	URX1P (LN0TXP)	DRX1P
					DEQ[1:0]	DRX1N	URX1N (LN0TXN)	DEQ[1:0]	URX1N (LN0TXN)	DRX1N
USB3.2 x 2 normal orientation										

Table 7-5. INPUT to OUTPUT Mapping (continued)

					SWAP = L			SWAP = H		
					FROM	FROM	TO	FROM	FROM	TO
DIR1 PIN	DIR0 PIN	CTL1 PIN	CTL0 PIN	FLIP PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN	RX EQ CONTROL PINS	INPUT PIN	OUTPUT PIN
H	H	H	H	L	UEQ[1:0]	UTX2P	DTX2P (SSRXP)	UEQ[1:0]	DTX2P (SSTXP)	UTX2P
					UEQ[1:0]	UTX2N	DTX2N (SSRXN)	UEQ[1:0]	DTX2N (SSTXN)	UTX2N
					DEQ[1:0]	DRX2P (SSTXP)	URX2P	DEQ[1:0]	URX2P	DRX2P (SSRXP)
					DEQ[1:0]	DRX2N (SSTXN)	URX2N	DEQ[1:0]	URX2N	DRX2N (SSRXN)
					UEQ[1:0]	UTX1P	DTX1P (LN0RXP)	UEQ[1:0]	DTX1P (LN0RXP)	UTX1P
					UEQ[1:0]	UTX1N	DTX1N(LN0R XN)	UEQ[1:0]	DTX1N(LN0 RXN)	UTX1N
					DEQ[1:0]	DRX1P (LN0TXP)	URX1P	DEQ[1:0]	URX1P	DRX1P (LN0TXP)
					DEQ[1:0]	DRX1N (LN0TXN)	URX1N	DEQ[1:0]	URX1N	DRX1N (LN0TXN)
USB3.2 x 2 flip orientation										
H	H	H	H	H	UEQ[1:0]	UTX1P	DTX1P (SSRXP)	UEQ[1:0]	DTX1P (SSSXP)	UTX1P
					UEQ[1:0]	UTX1N	DTX1N (SSRXN)	UEQ[1:0]	DTX1N (SSSXN)	UTX1N
					DEQ[1:0]	DRX1P (SSTXP)	URX1P	DEQ[1:0]	URX1P	DRX1P (SSRXP)
					DEQ[1:0]	DRX1N (SSTXN)	URX1N	DEQ[1:0]	URX1N	DRX1N (SSRXN)
					DEQ[1:0]	DRX2P	URX2P (LN0TXP)	DEQ[1:0]	URX2P (LN0TXP)	DRX2P
					DEQ[1:0]	DRX2N	URX2N (LN0TXN)	DEQ[1:0]	URX2N (LN0TXN)	DRX2N
					UEQ[1:0]	UTX2P (LN0RXP)	DTX2P	UEQ[1:0]	DTX2P	UTX2P (LN0RXP)
					UEQ[1:0]	UTX2N (LN0RXN)	DTX2N	UEQ[1:0]	DTX2N	UTX2N (LN0RXN)

7.4.2 Device Configuration in I²C Mode

The TUSB1044A is in I²C mode when I2C_EN is equal to 1. The same configurations defined in GPIO mode are also available in I²C mode. The TUSB1044A USB3.2, DisplayPort, and custom Alternate Mode configuration is controlled based on [Table 7-6](#). The AUXP/N to SBU1/2 mapping control is based on [Table 7-6](#).

Table 7-6. I²C Configuration Control

Registers						TUSB1044A Configuration	VESA® DisplayPort™ Alt Mode DFP_D Configuration
USB32_BY 2_EN	DIRSEL1	DIRSEL0	CTLSEL1	CTLSEL0	FLIPSEL		
USB + DisplayPort Alternate Mode (Source Side)							
X	L	L	L	L	X	Power Down	–
L	L	L	L	H	L	One Port USB 3.2x1 – No Flip	–
L	L	L	L	H	H	One Port USB 3.2x1 – With Flip	–

Table 7-6. I²C Configuration Control (continued)

Registers						TUSB1044A Configuration	VESA® DisplayPort™ Alt Mode DFP_D Configuration
USB32_BY 2_EN	DIRSEL1	DIRSEL0	CTLSEL1	CTLSEL0	FLIPSEL		
H	L	L	L	H	L	One Port USB 3.2x2 – No Flip	–
H	L	L	L	H	H	One Port USB 3.2x2 – With Flip	–
X	L	L	H	L	L	4-Lane DP – No Flip	C and E
X	L	L	H	L	H	4-Lane DP – With Flip	C and E
X	L	L	H	H	L	One Port USB 3.2x1 + 2-Lane DP- No Flip	D and F
X	L	L	H	H	H	One Port USB 3.2x1 + 2-Lane DP- With Flip	D and F
USB + DisplayPort Alternate Mode (Sink Side)							
X	L	H	L	L	X	Power Down	–
L	L	H	L	H	L	One Port USB 3.2x1 – No Flip	–
L	L	H	L	H	H	One Port USB 3.2x1 – With Flip	–
H	L	H	L	H	L	One Port USB 3.2x2 – No Flip	–
H	L	H	L	H	H	One Port USB 3.2x2 – With Flip	–
X	L	H	H	L	L	4-Lane DP – No Flip	C and E
X	L	H	H	L	H	4-Lane DP – With Flip	C and E
X	L	H	H	H	L	One Port USB 3.2x1 + 2-Lane DP- No Flip	D and F
X	L	H	H	H	H	One Port USB 3.2x1 + 2-Lane DP – With Flip	D and F
USB + Custom Alternate Mode (Source Side)							
X	H	L	L	L	X	Power Down	–
L	H	L	L	H	L	One Port USB 3.2x1 – No Flip	–
L	H	L	L	H	H	One Port USB 3.2x1 – With Flip	–
H	H	L	L	H	L	One Port USB 3.2x2 – No Flip	–
H	H	L	L	H	H	One Port USB 3.2x2 – With Flip	–
X	H	L	H	L	L	4-Channel Custom Alt Mode – No Flip	–
X	H	L	H	L	H	4-Channel Custom Alt Mode – With Flip	–
X	H	L	H	H	L	One Port USB 3.2x2 – No Flip	–
X	H	L	H	H	H	One Port USB 3.2x2 – With Flip	–
USB + Custom Alternate Mode (Sink Side)							
X	H	H	L	L	X	Power Down	–
L	H	H	L	H	L	One Port USB 3.2x1 – No Flip	–
L	H	H	L	H	H	One Port USB 3.2x1 – With Flip	–

Table 7-6. I²C Configuration Control (continued)

Registers						TUSB1044A Configuration	VESA® DisplayPort™ Alt Mode DFP_D Configuration
USB32_BY 2_EN	DIRSEL1	DIRSEL0	CTLSEL1	CTLSEL0	FLIPSEL		
H	H	H	L	H	L	One Port USB 3.2x2 – No Flip	–
H	H	H	L	H	H	One Port USB 3.2x2 – With Flip	–
X	H	H	H	L	L	4-Channel Custom Alt Mode – No Flip	–
X	H	H	H	L	H	4-Channel Custom Alt Mode – With Flip	–
X	H	H	H	H	L	One Port USB 3.2x2 – No Flip	–
X	H	H	H	H	H	One Port USB 3.2x2 – With Flip	–

Table 7-7. I²C AUXP/N to SBU1/2 Mapping

Registers			Mapping
AUX_SBU_OVR	CTLSEL1	FLIPSEL	
00	H	L	AUXp -> SBU1 AUXn -> SBU2
00	H	H	AUXp -> SBU2 AUXn -> SBU1
00	L	X	Open
01	X	X	AUXp -> SBU1 AUXn -> SBU2
10	X	X	AUXp -> SBU2 AUXn -> SBU1
11	X	X	Open

7.4.3 DisplayPort Mode

The TUSB1044A supports up to four DisplayPort lanes at data rates up to 10.0Gbps. TUSB1044A can be enabled for DisplayPort through GPIO control or through I²C register control. When in GPIO mode, DisplayPort is controlled based on [Table 7-3](#). When not in GPIO mode, enable of DisplayPort functionality is controlled through I²C registers.

7.4.4 Custom Alternate Mode

The TUSB1044A supports up to two lanes (or four channels) of custom Alternate Mode at data rates up to 10Gbps. The TUSB1044A can be enabled for custom Alternate Mode through GPIO control or through I²C register control. Custom Alternate mode is not supported for GPIO mode which has AUX snoop disabled. When in GPIO mode, custom Alternate Mode is controlled based on [Table 7-3](#). When not in GPIO mode, enable of custom Alternate Mode functionality is controlled through I²C registers. In I²C mode, the operation of this mode requires leaving AUX_SNOOP_DISABLE register 13h bit 7 at 0.

7.4.5 Linear EQ Configuration

TUSB1044A receiver lanes have controls for receiver equalization for upstream and downstream facing ports. The receiver equalization gain value can be controlled either through I²C registers or through GPIOs. [Table 7-8](#) details the gain value for each available combination when TUSB1044A is in GPIO mode. These same options are also available per channel and for upstream and downstream facing ports in I²C mode by updating registers URX[2:1]EQ_SEL, UTX[2:1]EQ_SEL, DRX[2:1]EQ_SEL, and DTX[2:1]EQ_SEL.

Table 7-8. TUSB1044A Receiver Equalization GPIO Control

EQ SETTIN G#	DOWNSTREAM FACING PORTS USING 1100mV LINEARITY SETTING				UPSTREAM FACING PORT USING 1100mV LINEARITY SETTING			
	DEQ1 PIN LEVEL	DEQ0 PIN LEVEL	EQ GAIN 5GHz (dB)	EQ GAIN 4.05GHz (dB)	UEQ1 PIN LEVEL	UEQ0 PIN LEVEL	EQ GAIN 5GHz (dB)	EQ GAIN 4.05GHz (dB)
0	0	0	-2.1	-1.4	0	0	-4.4	-3.3
1	0	R	0	0.4	0	R	-2.2	-1.5
2	0	F	1.5	1.7	0	F	0.7	0.0
3	0	1	3.0	3.2	0	1	0.9	1.4
4	R	0	4.0	4.1	R	0	1.9	2.4
5	R	R	5.0	5.2	R	R	3.0	3.5
6	R	F	5.9	6.1	R	F	3.8	4.3
7	R	1	6.7	6.9	R	1	4.7	5.2
8	F	0	7.4	7.7	F	0	5.4	6.0
9	F	R	8.0	8.3	F	R	6.0	6.6
10	F	F	8.5	8.8	F	F	6.5	7.2
11	F	1	9.0	9.4	F	1	7.1	7.7
12	1	0	9.4	9.8	1	0	7.5	8.1
13	1	R	9.8	10.3	1	R	7.9	8.6
14	1	F	10.1	10.6	1	F	8.3	9.0
15	1	1	10.5	11.0	1	1	8.6	9.4

7.4.6 Adjustable VOD Linear Range and DC Gain

The CFG0 and CFG1 pins can be used to adjust the TUSB1044A differential output voltage (VOD) swing linear range and receiver equalization DC gain for both downstream and upstream data path directions. [Table 7-9](#) details the available options.

Table 7-9. VOD Linear Range and DC Gain

SETTING #	CFG1 PIN LEVEL	CFG0 PIN LEVEL	DOWNSTREAM DC GAIN (dB)	UPSTREAM DC GAIN (dB)	DOWNSTREAM VOD LINEAR RANGE (mVpp)	UPSTREAM VOD LINEAR RANGE (mVpp)
0	0	0	1	0	900	900
1	0	R	0	1	900	900
2	0	F	0	0	900	900
3	0	1	1	1	900	900
4	R	0	0	0	1100	1100
5	R	R	1	0	1100	1100
6	R	F	0	1	1100	1100
7	R	1	2	2	1100	1100
8	F	0	Reserved	Reserved	Reserved	Reserved
9	F	R	Reserved	Reserved	Reserved	Reserved
10	F	F	0	0	1300	1300
11	F	1	Reserved	Reserved	Reserved	Reserved
12	1	0	Reserved	Reserved	Reserved	Reserved
13	1	R	Reserved	Reserved	Reserved	Reserved
14	1	F	Reserved	Reserved	Reserved	Reserved
15	1	1	Reserved	Reserved	Reserved	Reserved

7.4.7 USB3.1 Modes

The TUSB1044A monitors the physical layer conditions like receiver termination, electrical idle, LFPS, and SuperSpeed signaling rate to determine the state of the USB3.1 interface. Depending on the state of the USB 3.1 interface, the TUSB1044A can be in one of four primary modes of operation when USB 3.1 is enabled (CTL0 = H or CTLSEL0 = 1b1): Disconnect, U2/U3, U1, and U0.

The disconnect mode is the state in which TUSB1044A has not detected far-end termination on both upstream facing port (UFP) or downstream facing port (DFP). The disconnect mode is the lowest power mode of each of the four modes. The TUSB1044A remains in this mode until far-end receiver termination has been detected on both UFP and DFP. The TUSB1044A immediately exits this mode and enters U0 mode when far-end termination is detected.

When in U0 mode, the TUSB1044A redrives all traffic received on UFP and DFP. U0 is the highest power mode of all USB3.1 modes. The TUSB1044A remains in U0 mode until electrical idle occurs on both UFP and DFP. Upon detecting electrical idle, the TUSB1044A immediately transitions to U1.

The U1 mode is the intermediate mode between U0 mode and U2/U3 mode. In U1 mode, the TUSB1044A UFP and DFP receiver termination remain enabled. The UFP and DFP transmitter DC common-mode voltage is maintained. The power consumption in U1 is similar to power consumption of U0.

Next to the disconnect mode, the U2 and U3 mode is next lowest power state. While in this mode, the TUSB1044A periodically performs far-end receiver detection. Anytime the far-end receiver termination is not detected on either UFP or DFP, the TUSB1044A leaves the U2 and U3 mode and transition to the disconnect mode. The device also monitors for a valid LFPS. Upon detection of a valid LFPS, the TUSB1044A immediately transitions to the U0 mode. In U2 and U3 mode, the TUSB1044A receiver terminations remains enabled, but the TX DC common-mode voltage is not maintained.

When SLP_S0# is asserted low, the TUSB1044A disables Receiver Detect functionality. While SLP_S0# is low and TUSB1044A is in U2 and U3, the TUSB1044A disables LOS and LFPS detection circuitry and RX termination for both channels remains enabled. This allows even lower TUSB1044A power consumption while in the U2 and U3 mode. When SLP_S0# is asserted high, the TUSB1044A again starts performing far-end receiver detection as well as monitors the LFPS so the device can know when to exit the U2 and U3 mode.

When SLP_S0# is asserted low and the TUSB1044A is in disconnect mode, the TUSB1044A remains in disconnect mode and never performs far-end receiver detection. This allows even lower TUSB1044A power consumption while in the disconnect mode. When SLP_S0# is asserted high, the TUSB1044A again starts performing far-end receiver detection so the device can know when to exit disconnect mode.

7.5 Programming

For further programmability, the TUSB1044A can be controlled using I²C. The SCL and SDA terminals are used for I²C clock and I²C data, respectively.

Table 7-10. I²C Target Address

TUSB1044A I ² C Target Address									
UEQ1/A1 PIN LEVEL	UEQ0/A0 PIN LEVEL	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (W/R)
0	0	1	0	0	0	1	0	0	0/1
0	R	1	0	0	0	1	0	1	0/1
0	F	1	0	0	0	1	1	0	0/1
0	1	1	0	0	0	1	1	1	0/1
R	0	0	1	0	0	0	0	0	0/1
R	R	0	1	0	0	0	0	1	0/1
R	F	0	1	0	0	0	1	0	0/1
R	1	0	1	0	0	0	1	1	0/1
F	0	0	0	1	0	0	0	0	0/1
F	R	0	0	1	0	0	0	1	0/1

Table 7-10. I²C Target Address (continued)

TUSB1044A I ² C Target Address									
UEQ1/A1 PIN LEVEL	UEQ0/A0 PIN LEVEL	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (W/R)
F	F	0	0	1	0	0	1	0	0/1
F	1	0	0	1	0	0	1	1	0/1
1	0	0	0	0	1	1	0	0	0/1
1	R	0	0	0	1	1	0	1	0/1
1	F	0	0	0	1	1	1	0	0/1
1	1	0	0	0	1	1	1	1	0/1

7.5.1 Procedure to Write to TUSB1044A I²C Registers:

1. The controller initiates a write operation by generating a start condition (S), followed by the TUSB1044A 7-bit address and a zero-value W/R bit to indicate a write cycle .
2. The TUSB1044A acknowledges the address cycle.
3. The controller presents the sub-address (I²C register within TUSB1044A4) to be written, consisting of one byte of data, MSB-first.
4. The TUSB1044A acknowledges the sub-address cycle.
5. The controller presents the first byte of data to be written to the I²C register.
6. The TUSB1044A acknowledges the byte transfer.
7. The controller can continue to present additional bytes of data to be written, where each byte transfer is complete after an acknowledge from the TUSB1044A.
8. The controller terminates the write operation by generating a stop condition (P).

7.5.2 Procedure to Read the TUSB1044A I²C Registers:

1. The controller initiates a read operation by generating a start condition (S), followed by the TUSB1044A 7-bit address and a one-value W/R bit to indicate a read cycle
2. The TUSB1044A acknowledges the address cycle.
3. The TUSB1044A transmit the contents of the memory registers MSB-first starting at register 00h or last read sub-address+1. If a write to the I²C register occurred prior to the read, then the TUSB1044A shall start at the sub-address specified in the write.
4. The TUSB1044A waits for either an acknowledge (ACK) or a not-acknowledge (NACK) from the controller after each byte transfer; the I²C controller acknowledges reception of each data byte transfer.
5. If an ACK is received, the TUSB1044A transmits the next byte of data.
6. The controller terminates the read operation by generating a stop condition (P).

7.5.3 Procedure to Set a Starting Sub-Address for I²C Reads:

1. The controller initiates a write operation by generating a start condition (S), followed by the TUSB1044A 7-bit address and a zero-value W/R bit to indicate a write cycle.
2. The TUSB1044A acknowledges the address cycle.
3. The controller presents the sub-address (I²C register within TUSB1044A) to be written, consisting of one byte of data, MSB-first.
4. The TUSB1044A acknowledges the sub-address cycle.
5. The controller terminates the write operation by generating a stop condition (P).

Note

If no sub-addressing is included for the read procedure, and reads start at register offset 00h and continue byte by byte through the registers until the I²C controller terminates the read operation. If a I²C address write occurred prior to the read, then the reads start at the sub-address specified by the address write.

8 Register Maps

8.1 TUSB1044A Registers

[Table 8-1](#) lists the memory-mapped registers for the TUSB1044A registers. All register offset addresses not listed in [Table 8-1](#) should be considered as reserved locations and the register contents should not be modified.

Table 8-1. TUSB1044A Registers

Offset	Acronym	Register Name	Section
Ah	General_1	General Registers 1	Go
Bh	General_2	General Registers 2	Go
Ch	General_3	General Registers 3	Go
10h	UFP2_EQ	UFP2 EQ Control	Go
11h	UFP1_EQ	UFP1 EQ Control	Go
12h	DisplayPort_1	AUX Snoop Status	Go
13h	DisplayPort_2	DP Lane Enable/Disable Control	Go
20h	DFP2_EQ	DFP2 EQ Control	Go
21h	DFP1_EQ	DFP1 EQ Control	Go
22h	USB3_MISC	Misc USB3 Controls	Go
23h	USB3_LOS	USB3 LOS Threshold Controls	Go

Complex bit access types are encoded to fit into small table cells. [Table 8-2](#) shows the codes that are used for access types in this section.

Table 8-2. TUSB1044A Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
RH	R H	Read Set or cleared by hardware
Write Type		
W	W	Write
WS	W	Write
Reset or Default Value		
-n		Value after reset or the default value

8.1.1 General_1 Register (Offset = Ah) [Reset = 00h]

General_1 is shown in [Table 8-3](#).

Return to the [Summary Table](#).

Table 8-3. General_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	USB32_BY2_EN	R/W	0h	Set this field to enable USB3.2 x2 mode. USB3.2 x2 mode allows the device to operate up to 20Gbps. When this field is zero, the device is limited to 10Gbps 0h = USB3.2 x2 disable 1h = USB3.2 x2 enable

Table 8-3. General_1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	SWAP_SEL	R/W	0h	Set this field to perform a global direction swap on all the channels. 0h = Channel directions and EQ settings are in normal mode 1h = Reverse all channel directions and EQ settings for the input ports.
4	EQ_OVERRIDE	R/W	0h	Set this field to allow the software to use the EQ settings from registers instead of values sampled from pins. 0h = EQ settings based on sampled state of EQ pins. 1h = EQ settings based on the programmed value of each of the EQ registers.
3	HPDIN_OVERRIDE	R/W	0h	Overrides the HPDIN pin state. 0h = HPD_IN based on HPD_IN pin. 1h = HPD_IN high.
2	FLIP_SEL	R/W	0h	FLIPSEL 0h = Normal Orientation 1h = Flip orientation.
1-0	CTLSEL_1:0	R/W	0h	Controls the DP and USB modes. 0h = Disabled. All RX and TX for USB3 and DisplayPort are disabled. 1h = USB3.2 only enabled. 2h = Four Lanes of DisplayPort enabled. 3h = USB3.2 and Two DisplayPort Lanes.

8.1.2 General_2 Register (Offset = Bh) [Reset = 00h]

General_2 is shown in [Table 8-4](#).

Return to the [Summary Table](#).

Table 8-4. General_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3-0	CH_SWAP_SEL	R/W	0h	Swaps direction (TX to RX and RX to TX) and EQ settings of individual channels. Channels are numbered from 0 to 3. One bit per lane. 0h = Channel and EQ settings normal. 1h = Reverse channel direction and EQ setting.

8.1.3 General_3 Register (Offset = Ch) [Reset = 00h]

General_3 is shown in [Table 8-5](#).

Return to the [Summary Table](#).

Table 8-5. General_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	VOD_DCGAIN_OVERRIDE	R/W	0h	Set this field to allow the software to use the VOD linearity range and DC gain settings from registers instead of value sampled from pins 0h = VOD linearity and DC gain settings based on sampled CFG[2:1] pins. 1b = EQ settings based on programmed value of each VOD linearity and DC Gain registers.

Table 8-5. General_3 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5-2	VOD_DCGAIN_SEL	R/W	0h	This field selects the VOD linearity range and DC gain for all the channels and in all directions. When VOD_DCGAIN_OVERRIDE = 0b, this field reflects the sampled state of CFG[1:0] pins. When VOD_DCGAIN_OVERRIDE = 1b, software can change the VOD linearity range and DC gain for all the channels and in all directions based on the value written to this field. Each CFG is a 2-bit value. The register-to-CFG1/0 mapping is: [5:2] = {CFG1[1:0], CFG0[1:0]} where CFGx[1:0] mapping is: 0h = 0 1h = R 2h = F 3h = 1
1-0	DIR_SEL	R/W	0h	Sets the operation mode. If this field is 2h or 3h and CTLSEL[1:0] is 3h, then device functions as USB3.2 x2. 0h = USB + DP Alt Mode Source 1h = USB + DP Alt Mode Sink. 2h = USB + Custom or USB3.2x2 source 3h = USB + Custom or USB3.2x2 Sink.

8.1.4 UFP2_EQ Register (Offset = 10h) [Reset = 00h]

UFP2_EQ is shown in [Table 8-6](#).

Return to the [Summary Table](#).

Table 8-6. UFP2_EQ Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	UTX2EQ_SEL	R/W	0h	Field selects the EQ for the UTX2P/N pins. When EQ_OVERRIDE = 0b, this field reflects the sampled state of UEQ[1:0] pins. When EQ_OVERRIDE = 1b, the software can change the EQ setting for the UTX2P/N pins based on the value written to this field.
3-0	URX2EQ_SEL	R/W	0h	Field selects the EQ for the URX2P/N pins. When EQ_OVERRIDE = 0b, this field reflects the sampled state of UEQ[1:0] pins. When EQ_OVERRIDE = 1b, the software can change the EQ setting for the URX2P/N pins based on the value written to this field.

8.1.5 UFP1_EQ Register (Offset = 11h) [Reset = 00h]

UFP1_EQ is shown in [Table 8-7](#).

Return to the [Summary Table](#).

Table 8-7. UFP1_EQ Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	UTX1EQ_SEL	R/W	0h	Field selects the EQ for the UTX1P/N pins. When EQ_OVERRIDE = 0b, this field reflects the sampled state of UEQ[1:0] pins. When EQ_OVERRIDE = 1b, the software can change the EQ setting for the UTX1P/N pins based on the value written to this field.
3-0	URX1EQ_SEL	R/W	0h	Field selects the EQ for the URX1P/N pins. When EQ_OVERRIDE = 0b, this field reflects the sampled state of UEQ[1:0] pins. When EQ_OVERRIDE = 1b, the software can change the EQ setting for the URX1P/N pins based on the value written to this field.

8.1.6 DisplayPort_1 Register (Offset = 12h) [Reset = 00h]

DisplayPort_1 is shown in [Table 8-8](#).

Return to the [Summary Table](#).

Table 8-8. DisplayPort_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-5	SET_POWER_STATE	RH	0h	This field represents the snooped value of the AUX write to DPCD address 0x00600. When AUX_SNOOP_DISABLE = 0b, the enable/disable of DP lanes based on the snooped value. When AUX_SNOOP_DISABLE = 1b, then DP lane enable/disable are determined by state of DPx_DISABLE registers, where x = 0, 1, 2, or 3. This field is reset to 0h by hardware when CTLSEL1 changes from a 1b to a 0b.
4-0	LANE_COUNT_SET	RH	0h	This field represents the snooped value of AUX write to DPCD address 0x00101 register. When AUX_SNOOP_DISABLE = 0b, DP lanes enabled specified by the snoop value. Unused DP lanes are disabled to save power. When AUX_SNOOP_DISABLE = 1b, then DP lanes enable/disable are determined by DPx_DISABLE registers, where x = 0, 1, 2, or 3. This field is reset to 0h by hardware when CTLSEL1 changes from a 1b to a 0b.

8.1.7 DisplayPort_2 Register (Offset = 13h) [Reset = 00h]

DisplayPort_2 is shown in [Table 8-9](#).

Return to the [Summary Table](#).

Table 8-9. DisplayPort_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	AUX_SNOOP_DISABLE	R/W	0h	Controls whether the DP lanes are enabled based on AUX snooped value or registers. 0h = AUX snoop enabled. 1h = AUX snoop disabled. DP lanes are controlled by registers.
6	RESERVED	R	0h	Reserved
5-4	AUX_SBU_OVR	R/W	0h	This field overrides the AUXP/N to SBU1/2 connect and disconnect based on CTL1 and FLIP. Change this field to 1b to allow traffic to pass through AUX to SBU regardless of the state of CTLSEL1 and FLIPSEL register. 0h = AUX to SBU connection determined by CTLSEL1 and FLIPSEL 1h = AUXP -> SBU1 and AUXN -> SBU2 2h = AUXP -> SBU2 and AUXN -> SBU1 3h = AUX to SBU open.
3	DP3_DISABLE	R/W	0h	When AUX_SNOOP_DISABLE = 1b, this field can be used to enable or disable DP lane 3. When AUX_SNOOP_DISABLE = 0b, changes to this field have no effect on lane 3 functionality. 0h = DP Lane 3 enabled. 1h = DP Lane 3 disabled.
2	DP2_DISABLE	R/W	0h	When AUX_SNOOP_DISABLE = 1b, this field can be used to enable or disable DP lane 2. When AUX_SNOOP_DISABLE = 0b, changes to this field have no effect on lane 2 functionality. 0h = DP Lane 2 enabled. 1h = DP Lane 2 disabled.
1	DP1_DISABLE	R/W	0h	When AUX_SNOOP_DISABLE = 1b, this field can be used to enable or disable DP lane 1. When AUX_SNOOP_DISABLE = 0b, changes to this field have no effect on lane 1 functionality. 0h = DP Lane 1 enabled. 1h = DP Lane 1 disabled.

Table 8-9. DisplayPort_2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	DP0_DISABLE	R/W	0h	When AUX_SNOOP_DISABLE = 1b, this field can be used to enable or disable DP lane 0. When AUX_SNOOP_DISABLE = 0b, changes to this field have no effect on lane 0 functionality. 0h = DP Lane 0 enabled. 1h = DP Lane 0 disabled.

8.1.8 DFP2_EQ Register (Offset = 20h) [Reset = 00h]

DFP2_EQ is shown in [Table 8-10](#).

Return to the [Summary Table](#).

Table 8-10. DFP2_EQ Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	DTX2EQ_SEL	R/W	0h	Field selects the EQ for the DTX2P/N pins. When EQ_OVERRIDE = 0b, this field reflects the sampled state of DEQ[1:0] pins. When EQ_OVERRIDE = 1b, the software can change the EQ setting for the DTX2P/N pins based on the value written to this field.
3-0	DRX2EQ_SEL	R/W	0h	Field selects the EQ for the DRX2P/N pins. When EQ_OVERRIDE = 0b, this field reflects the sampled state of DEQ[1:0] pins. When EQ_OVERRIDE = 1b, the software can change the EQ setting for the DRX2P/N pins based on the value written to this field.

8.1.9 DFP1_EQ Register (Offset = 21h) [Reset = 00h]

DFP1_EQ is shown in [Table 8-11](#).

Return to the [Summary Table](#).

Table 8-11. DFP1_EQ Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	DTX1EQ_SEL	R/W	0h	Field selects the EQ for the DTX1P/N pins. When EQ_OVERRIDE = 0b, this field reflects the sampled state of DEQ[1:0] pins. When EQ_OVERRIDE = 1b, the software can change the EQ setting for the DTX1P/N pins based on the value written to this field.
3-0	DRX1EQ_SEL	R/W	0h	Field selects the EQ for the DRX1P/N pins. When EQ_OVERRIDE = 0b, this field reflects the sampled state of DEQ[1:0] pins. When EQ_OVERRIDE = 1b, the software can change the EQ setting for the DRX1P/N pins based on the value written to this field.

8.1.10 USB3_MISC Register (Offset = 22h) [Reset = 04h]

USB3_MISC is shown in [Table 8-12](#).

Return to the [Summary Table](#).

Table 8-12. USB3_MISC Register Field Descriptions

Bit	Field	Type	Reset	Description
7	CM_ACTIVE	RH	0h	Compliance mode status. 0h = Not in USB3.2 compliance mode. 1h = In USB3.2 compliance mode.
6	LFPS_EQ	R/W	0h	Controls whether the EQ settings based on URX[2:1]EQ_SEL, UTX[2:1]EQ_SEL, DRX[2:1]EQ_SEL, and DTX[2:1]EQ_SEL applies to the received LFPS signal. 0h = EQ set to 0 when receiving LFPS 1h = EQ set by the related registers when receiving LFPS.

Table 8-12. USB3_MISC Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	U2U3_LFPS_DEBOUNCE	R/W	0h	Controls whether or not incoming LFPS is debounced or not. 0h = No debounce of LFPS before U2/U3 exit. 1h = 200us debounce of LFPS before U2/U3 exit.
4	DISABLE_U2U3_RXDET	R/W	0h	Controls whether or not Rx.Detect is performed in U2/U3 state. 0h = Rx.Detect in U2/U3 enabled. 1h = Rx.Detect in U2/U3 disabled.
3-2	DFP_RXDET_INTERVAL	R/W	1h	This field controls the Rx.Detect interval for the downstream facing port (DTX1P/N and DTX2P/N). 0h = 8ms 1h = 12ms 2h = Reserved 3h = Reserved.
1-0	USB_COMPLIANCE_CTRL	R/W	0h	Controls whether compliance mode is determined by FSM or register. 0h = Compliance mode determined by FSM. 1h = Compliance mode enabled in DFP direction. 2h = Compliance mode enabled in UFP direction. 3h = Compliance mode disabled.

8.1.11 USB3_LOS Register (Offset = 23h) [Reset = 23h]

USB3_LOS is shown in [Table 8-13](#).

Return to the [Summary Table](#).

Table 8-13. USB3_LOS Register Field Descriptions

Bit	Field	Type	Reset	Description
7	VCM_LFPS_WAIT	R/W	0h	Add delay for TX VCM to settle before passing LFPS 0h = Enable 1h = Disable
6	RESERVED	R	0h	Reserved
5-3	CFG_LOS_HYST	R/W	4h	Controls LOS hysteresis defined as 20 log (LOS deassert threshold/LOS assert threshold). 0h = 0.15dB 1h = 0.85dB 2h = 1.45dB 3h = 2.00dB 4h = 2.70dB 5h = 3.00dB 6h = 3.40dB 7h = 3.80dB
2-0	CFG_LOS_VTH	R/W	3h	Controls LOS assert threshold voltage 0h = 67mV 1h = 72mV 2h = 79mV 3h = 85mV 4h = 91mV 5h = 97mV 6h = 105mV 7h = 112mV

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TUSB1044A is a linear redriver designed specifically to compensate for intersymbol interference (ISI) jitter caused by signal attenuation through a passive medium like PCB traces and cables. The TUSB1044A has four independent inputs, therefore the device can be optimized to correct ISI on all those seven inputs through 16 different equalization choices. Users can place the TUSB1044A between a USB3.1 Host/DisplayPort 2.1 GPU and a USB3.1 Type-C receptacle to correct signal integrity issues, which can result in a more robust system.

9.2 Typical Application




Figure 9-1. TUSB1044A in a Host Application

9.2.1 Design Requirements

For this design example, use the parameters shown in [Table 9-1](#).

Table 9-1. Design Parameters

PARAMETER	VALUE
A-to-B PCB trace length, X_{AB}	8 inches (assuming 1dB / inch at 5GHz)
C-to-D PCB trace length, X_{CD}	8 inches (assuming 1dB / inch at 5GHz)
E-to-F PCB trace length, X_{EF}	1.5 inches (assuming 1dB / inch at 5GHz)
G-to-H PCB trace length, X_{GH}	1.5 inches (assuming 1dB / inch at 5GHz)
PCB trace width	4 mils
AC-coupling capacitor (75nF to 265nF)	220nF
VCC supply (3V to 3.6V)	3.3V
I ² C Mode or GPIO Mode	I ² C Mode
1.8V or 3.3V I ² C Interface	3.3V _{I2C} . Pull up the I2C_EN pin to 3.3V with a 1K Ω resistor

9.2.2 Detailed Design Procedure

A typical usage of the TUSB1044A device is shown in [Figure 9-2](#). The device can be controlled either through GPIO pins or through the I²C interface. In [Figure 9-2](#), a Type-C PD controller is used to configure the device through the I²C interface. In I²C mode, the equalization settings for each receiver can be independently controlled through I²C registers. For this reason, all of the equalization pins (UEQ[1:0] and DEQ[1:0]) can be left unconnected. If these pins are left unconnected, the TUSB1044A 7-bit I²C target address is 12h because both UEQ1/A1 and UEQ0/A0 are at pin level F. If a different I²C target address is desired, set the UEQ1/A1 and UEQ0/A0 pins to a level which produces the desired I²C target address.

Recent ECN (Engineering Change Notice) to the USB3.2 specification allows for AC-coupling capacitors between USB receptacle and the USB3.2 receiver pins of a device, host, or hub. The TUSB1044A does support the additional AC capacitor as depicted in [Figure 9-2](#) on pins DRX2P/N and DRX1P/N. Make sure the AC-coupling capacitor is no smaller than 297nF. A value of 330nF is recommended.




Figure 9-2. Typical Application Circuit

9.2.3 ESD Protection

It may be necessary to incorporate an ESD component to protect the TUSB1044A from electrostatic discharge (ESD). TI recommends following the ESD protection recommendations listed in Table 9-2. A clamp voltage greater than value specified in Table 9-2 may require a R_{ESD} on each differential pin. TI recommends to place the ESD component near the USB connector.

Table 9-2. ESD Diodes Recommended Characteristics

Parameter	Recommendation
Breakdown voltage	$\geq 3.5V$
I/O line capacitance	Data rates $\leq 5Gbps$: $\leq 0.50pF$
	Data rates $> 5Gbps$: $\leq 0.35pF$
Delta capacitance between any P and N I/O pins	$\leq 0.07pF$
Clamping voltage at 8A I_{PP} IO to GND ⁽¹⁾	$\leq 4.5V$
Typical dynamic resistance	$\leq 30m\Omega$

(1) According to IEC 61000-4-5 (8/20 μs current waveform)

Table 9-3. Recommended ESD Protection Component

Manufacturer	Part Number	R_{ESD} to support IEC 61000-4-2 Contact $\pm 8kV$
Nexperia	PUSB3FR4	1 Ω
Nexperia	PESD2V8Y1BSF	1 Ω
Texas Instruments	TPD1E04U04DPLR	2 Ω
Texas Instruments	TPD4E02B04DQAR	2 Ω

9.2.4 Application Curve




Figure 9-3. Insertion Loss of FR4 PCB Traces

9.3 System Examples

9.3.1 USB 3.2 only (USB/DP Alternate Mode)

The TUSB1044A is in USB3.1 only when the CTL1 pin is low and CTL0 pin is high.




Figure 9-4. USB3.2 Only – No Flip




Figure 9-5. USB3.1 Only – With Flip

9.3.2 USB3.2 and 2 Lanes of DisplayPort




Figure 9-6. USB3.2 + 2-Lane DP – No Flip




Figure 9-7. USB 3.2 + 2-Lane DP – Flip

9.3.3 DisplayPort Only




Figure 9-8. 4-Lane DP – No Flip




Figure 9-9. 4-Lane DP – With Flip

9.3.4 USB 3.2 Only (USB/Custom Alternate Mode)




Figure 9-10. USB3.2 Only – No Flip




Figure 9-11. USB3.2 Only – With Flip

9.3.5 USB3.2 and 1 Lane of Custom Alt Mode




Figure 9-12. USB3.2 + 1-Lane Custom Alt Mode – No Flip




Figure 9-13. USB 3.2 + 1-Lane Custom Alt. Mode – Flip

9.3.6 USB3.2 and 2 Lanes of Custom Alt Mode




Figure 9-14. 2-Lane Custom Alternate Mode – No Flip




Figure 9-15. 2-Lane Custom Alternate Mode – With Flip

9.3.7 USB3.2 and 4 Lanes of Custom Alt Mode




Figure 9-16. 4-Lane Custom Alternate Mode – No Flip




Figure 9-17. 4-Lane Custom Alternate Mode – With Flip

9.4 Power Supply Recommendations

The TUSB1044A is designed to operate with a 3.3V power supply. Levels above those listed in the *Absolute Maximum Ratings* table should not be used. If using a higher voltage system power supply, a voltage regulator

can be used to step down to 3.3V. Use decoupling capacitors to reduce noise and improve power supply integrity. Use a 0.1 μ F capacitor on each power pin.

9.5 Layout

9.5.1 Layout Guidelines

1. Route RXP/N and TXP/N pairs with controlled 90 Ω differential impedance ($\pm 15\%$).
2. Keep away from other high speed signals.
3. Keep intra-pair routing to within 2 mils.
4. Make sure length matching is near the location of mismatch.
5. Separate each pair at least by 3 times the signal trace width.
6. Keep the use of bends in differential traces to a minimum. When bends are used, make sure the number of left and right bends are as equal as possible and that the angle of the bend is ≥ 135 degrees. This setup can minimize any length mismatch causes by the bends and therefore minimize the impact bends have on EMI.
7. Route all differential pairs on the same of layer.
8. Keep the number of VIAS to a minimum. TI recommends to have no more than 1 VIA between TUSB1044A and Type-C connector and no more than 1 VIA between TUSB1044A and USB3.1 Device/Host.
9. Keep traces on layers adjacent to ground plane.
10. Do NOT route differential pairs over any plane split.
11. Remember that adding test points can cause impedance discontinuity; and therefore, negatively impacts signal performance. If test points are used, place the test points in series and symmetrically. The test points must not be placed in a manner that causes a stub on the differential pair.
12. Assuming 1dB/inch loss at 5GHz, make sure the trace length between TUSB1044A and Type-C connector is no more than 1.5 inches.
13. Assuming 1dB/inch loss at 5GHz, make sure the trace length between TUSB1044A and the USB 3.1 Host/Device is no more than 8 inches.
14. Select ESD protection devices and EMI suppression devices carefully, and make sure these devices have excellent transient performance at 10Gbps with flat shunt capacitance characteristics over ± 650 mV voltage range. Note small-signal insertion loss characteristics are insufficient to determine suitability of non-linear devices (ESD devices) for 10Gbps operation

9.5.2 Layout Example




Figure 9-18. Example Layout

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

The documents identified in this section are referenced within this specification. Most references with the text use a document tag, identified as [Document Tag], instead of the complete document title to simplify the text.

For related documentation, see the following:

- USB Implementers Forum, Inc., [USB32] [Universal Serial Bus 3.2 Specification](#)
- USB Implementers Forum, Inc., [TYPE-C] [USB Type-C® Cable and Connector Specification](#)

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.4 Trademarks

DisplayPort™ is a trademark of VESA.

TI E2E™ is a trademark of Texas Instruments.

USB Type-C® are registered trademarks of USB Implementers Forum.

VESA® is a registered trademark of Video Electronics Standards Association.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
March 2025	*	Initial Release

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TUSB1044AIRNQR	Active	Production	WQFN (RNQ) 40	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB44A
TUSB1044AIRNQR.B	Active	Production	WQFN (RNQ) 40	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB44A
TUSB1044AIRNQT	Active	Production	WQFN (RNQ) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB44A
TUSB1044AIRNQT.B	Active	Production	WQFN (RNQ) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB44A
TUSB1044ARNQR	Active	Production	WQFN (RNQ) 40	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB44A
TUSB1044ARNQR.B	Active	Production	WQFN (RNQ) 40	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB44A
TUSB1044ARNQT	Active	Production	WQFN (RNQ) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB44A
TUSB1044ARNQT.B	Active	Production	WQFN (RNQ) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TUSB44A

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB1044AIRNQR	WQFN	RNQ	40	3000	330.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TUSB1044AIRNQT	WQFN	RNQ	40	250	180.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TUSB1044ARNQR	WQFN	RNQ	40	3000	330.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TUSB1044ARNQT	WQFN	RNQ	40	250	180.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB1044AIRNQR	WQFN	RNQ	40	3000	360.0	360.0	36.0
TUSB1044AIRNQT	WQFN	RNQ	40	250	210.0	185.0	35.0
TUSB1044ARNQR	WQFN	RNQ	40	3000	360.0	360.0	36.0
TUSB1044ARNQT	WQFN	RNQ	40	250	210.0	185.0	35.0

WQFN - 0.8 mm max height

The drawing consists of three views: a top view, a side view, and a detail view of the pin index area.

- Top View:** Shows the overall footprint of the connector. The total width is 6.1 (5.9). The total height is 4.1 (3.9). The pin index area is defined by a 4.7±0.1 width and a 2.7±0.1 height. The pin pitch is 0.4. The pin 1 ID (optional) is 0.05. The exposed thermal pad is 4.4 wide and 2.8 high. The pin 1 ID is 0.05. The pin 1 ID is 0.05.
- Side View:** Shows the profile of the connector. The total height is 0.8 MAX. The pin height is 0.05. The pin 1 ID is 0.05. The pin 1 ID is 0.05.
- Detail View:** Shows the pin index area with a 4.7±0.1 width and a 2.7±0.1 height. The pin pitch is 0.4. The pin 1 ID is 0.05. The pin 1 ID is 0.05.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



RNQ0040A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:15X



SOLDER MASK DETAILS

4222125/B 01/2016


NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).

RNQ0040A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD
73% PRINTED SOLDER COVERAGE BY AREA
SCALE:18X

4222125/B 01/2016

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025