







ISOTMP35-Q1 SNIS234A - OCTOBER 2023 - REVISED JUNE 2024

ISOTMP35-Q1 Automotive ±1.5°C, 3-kV_{RMS} Isolated Temperature Sensor With Analog Output With < 2 Seconds Response Time and 500V_{RMS} Working Voltage

1 Features

- AEC-Q100 qualified with:
 - Temperature grade 0: -40°C to 150°C Ambient Operating Temperature Range
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C5
- **Functional Safety-Capable**
 - Documentation available to aid functional safety system design
- Robust integrated isolation barrier:
 - Withstand isolation voltage: 3000V_{RMS}
 - Isolation working voltage: 500V_{RMS}
- Isolation barrier life: > 50 years
- Temperature sensor accuracy
 - ±0.5°C typical at 25°C
 - ±1.5°C maximum from 0°C to 70°C
 - ±2.0°C maximum from –40°C to 150°C
- Operating supply range: 2.3V to 5.5V
- Positive slope sensor gain: 10mV/°C, with 500mV offset at 0°C
- Fast thermal response: < 2 seconds
- Short circuit protected output
- Low power consumption: 9µA (typical)
- DFQ (SOIC-7) package
- Safety-related certifications (planned):
 - 3kV_{RMS} isolation for 1 minute per UL 1577

2 Applications

- Silicon Carbide (SiC) PowerFET temperature monitoring
- Insulated-Gate Bipolar Transistor (IGBT) PowerFET temperature monitoring
- HEV/EV battery-management system (BMS)
- HEV/EV on-board charger (OBC) & wireless charger
- HEV/EV DC/DC converter
- HEV/EV inverter & motor control
- Powertrain temperature sensor

3 Description

The ISOTMP35-Q1 is the industry's first isolated temperature sensor IC, combining an integrated isolation barrier, up to 3000V_{RMS} withstand voltage, with an analog temperature sensor featuring a 10mV/°C slope from -40°C to 150°C. This integration enables the sensor to be co-located with high voltage heat sources (for example: HV FETs, IGBTs, or HV contactors) without requiring expensive isolation circuitry. The direct contact with the high-voltage heat source also provides greater accuracy and faster thermal response compared with approaches where the sensor is placed further away to meet isolation requirements.

Operating from a non-isolated 2.3V to 5.5V supply, the ISOTMP35-Q1 allows easy integration into applications where sub-regulated power is available on the high-voltage plane.

The integrated isolation barrier satisfies UL 1577 requirements. The surface mount package (7-pin SOIC) provides excellent heat flow from the heat source to the embedded thermal sensor, minimizing thermal mass and providing more accurate heatsource measurement. This reduces the need for timeconsuming thermal modeling and improves system design margin by reducing mechanical variations due to manufacturing and assembly.


The ISOTMP35-Q1 class-AB output driver provides a strong 500µA maximum output to drive capacitive loads up to 1000pF and is designed to directly interface with analog-to-digital converter (ADC) sample and hold inputs.

Packaging Information


PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
ISOTMP35-Q1	DFQ (SOIC, 7)	4.9mm × 6mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.





Functional Block Diagram



Typical Application



Table of Contents

1 Features1	6.3 Features I
2 Applications1	6.4 Device Fu
3 Description1	7 Application a
4 Pin Configuration and Functions4	7.1 Applicatio
5 Specifications5	7.2 Typical Ap
5.1 Absolute Maximum Ratings5	7.3 Power Su
5.2 ESD Ratings5	7.4 Layout
5.3 Recommended Operating Conditions5	8 Device and D
5.4 Thermal Information5	8.1 Document
5.5 Insulation Specification6	8.2 Receiving
5.6 Power Ratings7	8.3 Support R
5.7 Safety-Related Certifications7	8.4 Trademar
5.8 Safety Limiting Values7	8.5 Electrosta
5.9 Electrical Characteristics8	8.6 Glossary
5.10 Typical Characteristics9	9 Revision Hist
6 Detailed Description11	10 Mechanical,
6.1 Overview11	Information
6.2 Functional Block Diagram.	

6.3 Features Description	11
6.4 Device Functional Modes	15
Application and Implementation	15
7.1 Application Information	15
7.2 Typical Application	20
7.3 Power Supply Recommendations	22
7.4 Layout	22
B Device and Documentation Support	23
8.1 Documentation Support	<mark>23</mark>
8.2 Receiving Notification of Documentation U	Jpdates23
8.3 Support Resources	23
8.4 Trademarks	23
8.5 Electrostatic Discharge Caution	23
8.6 Glossary	23
Revision History	23
0 Mechanical, Packaging, and Orderable	
Information	<mark>23</mark>



4 Pin Configuration and Functions




Figure 4-1. DFQ Package 7-Pin SOIC Top View

Table 4-1. Pin Functions

PIN TYPE(1)		TYPE(1)	DESCRIPTION	
NAME	DFQ	ITPE	DESCRIPTION	
GND	3	G	Ground	
NC	2	_	No connect	
	5			
TSENSE	6] -	Temperature pin connected to high-voltage heat source	
	7			
V _{DD}	1	Р	Supply voltage	
V _{OUT}	4	0	Output voltage proportional to temperature	

⁽¹⁾ I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



5 Specifications

5.1 Absolute Maximum Ratings

Over free-air temperature range unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	V_{DD}	-0.3	6	V
Output voltage	V _{OUT}	-0.3	V _{DD} + 0.3	V
Output current	V _{OUT}	-30	30	mA
Operating junction ter	mperature, T _J	-60	155	°C
Storage temperature,	T _{stg}	-65	155	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2	±2500	V
V _(ESD)	Liectrostatic discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C5	±1000	v

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

5.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V_{DD}	Supply voltage	2.3	5.5	V
T _A	Operating ambient temperature	-40	150	°C

5.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DFQ (SOIC)	UNIT
		7 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	116.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	62.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	38.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	41.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	38.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	N/A	°C/W
M _T	Thermal Mass	51.0	mJ/°C

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



5.5 Insulation Specification

Over free-air temperature range and V_{DD} = 2.3V to 5.5V (unless otherwise noted); Typical specifications are at T_A = 25°C and V_{DD} = 3.3V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENERA	AL .			
CLR	External Clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	>4	mm
CPG	External Creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	>4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	μm
CTI	Comparative tracking index	DIN EN 60112; IEC 60112	>400	V
	Material Group		II	
	0	Rated mains voltage ≤ 150V _{RMS}	I-IV	
	Overvoltage category	Rated mains voltage ≤ 300V _{RMS}	1-111	
DIN EN I	IEC 60747-17 (VDE 0884-17)			
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	707	V _{PK}
\/	Maximum-rated isolation working	At AC voltage (sine wave)	500	V _{RMS}
V_{IOWM}	voltage	At DC voltage	707	V_{DC}
V_{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100% production test)	4250	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽²⁾	Tested in air, 1.2/50-µs waveform per IEC 62368-1	5000	V_{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	6500	V _{PK}
	Apparent charge ⁽⁴⁾	Method a, after input/output safety test subgroups 2 and 3, $V_{pd(ini)} = V_{IOTM}$, $t_{ini} = 60s$, $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10s$	≤ 5	
		Method a, after environmental tests subgroup 1, $V_{pd(ini)} = V_{IOTM}$, $t_{ini} = 60s$, $V_{pd(m)} = 1.3 \times V_{IORM}$, $t_m = 10s$	≤ 5	pC
q _{pd}		Method b1, at preconditioning (type test) and routine test, $V_{pd(ini)} = V_{IOTM}$, $t_{ini} = 1s$, $V_{pd(m)} = 1.5 \times V_{IORM}$, $t_m = 1s$	≤ 5	
		Method b2, at routine test $(100\% \text{ production})^{(6)}$, $V_{pd(ini)} = V_{IOTM} = V_{pd(m)}$; $t_{ini} = t_m = 1s$	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.1V _{PP} at 100kHz	1.4	pF
		V _{IO} = 500V at T _A = 25°C	>10 ¹²	
R_{IO}	Insulation resistance, input to output ⁽⁵⁾	V _{IO} = 500V at 100°C ≤ T _A ≤ 125°C	>10 ¹¹	Ω
	,	V _{IO} = 500V at T _A = 150°C	>10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO}$, t = 60s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$, t = 1s (100% production)	3000	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Take care to maintain the creepage and clearance distance of the board design to make sure that the mounting pads of the isolator on the printed circuit board do not reduce this distance. Creepage and clearance on a printed circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) Testing is carried out in air to determine the surge immunity of the isolation barrier.
- (3) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- 5) All pins on each side of the barrier tied together creating a two-terminal device.
- (6) Either method b1 or b2 is used in production.

5.6 Power Ratings

 V_S = 5.5 V, T_A = 125°C, T_J = 150°C, device soldered on the device evaluation board.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _{D2}	Maximum power dissipation by (side-2)	$V_S = 5.5 \text{ V}, I_Q = 17 \mu\text{A}, \text{ no VOUT load}$			94	μW

5.7 Safety-Related Certifications

	UL
UL 1577 Component Recognition Program	Certified according to IEC 62368-1 CB
File number: Pending	Certificate number: Pending

5.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Is	Safety input, output, or supply current (side 2) ⁽¹⁾	R _{0JA} = 116.4°C/W, V _I = 5V, T _J = 150°C, T _A = 25°C			0.22	Α
Ps	Safety input, output, or total power ⁽¹⁾	R _{0JA} = 116.4°C/W, T _J = 150°C, T _A = 25°C			1.1	W
T _S	Safety temperature ⁽¹⁾				150	°C

The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S must not be exceeded. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, $R_{\theta JA}$, in the Section 5.4 table is that of a device installed on a device evaluation board. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum input voltage.



5.9 Electrical Characteristics

Over free-air temperature range and V_{DD} = 2.3V to 5.5V (unless otherwise noted); Typical specifications are at T_A = 25°C and V_{DD} = 3.3V (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
TEMPER	RATURE SENSOR					<u>'</u>	
T _{ERR}	Temperature accuracy	0°C to 70°C		-1.5	±0.5	1.5	°C
T _{ERR}	Temperature accuracy	-40°C to 150°C		-2.5	±0.5	2.5	°C
PSR	DC power supply rejection			-0.1	0.02	0.1	°C/V
T _{SENS}	Temperature sensitivity	T _A = -40°C to 150°C			10.00		mV/°C
T _{LTD}	Long-term drift ⁽¹⁾	300 hours at 150°C, 5.5V			.05		°C
		T _A = 0°C			500		mV
V _{OUT}	Output voltage	T _A = 25°C		750		mV	
NL	Nonlinearity	$T_A = -40^{\circ}C \text{ to } 150^{\circ}C$			0.5		°C
t _{RESP_D}	Directional Response time	2-layer 62-mil Rigid PCB 2oz. Copper	T = 63 % TSENSE = 25°C to 75°C Pins 1 to 4 = 25°C		1600		ms
t _{RESP_L}	Response time (Stirred Liquid)	0.5in x 0.5in, 2-layer 62-mil PCB	τ = 63 % 25°C to 150°C		1600		ms
ANALO	GOUTPUT						
7	Output impedance	$I_{LOAD} = 100 \mu A, f = 100 Hz$			20		Ω
Z _{OUT}	Output impedance	$I_{LOAD} = 100 \mu A, f = 500 Hz$			50		Ω
I _{OUT}	Output current					500	μΑ
CMTI	Common Mode Transient Immunity	V_{CM} = 500V, ΔV_{OUT} < 200mV, 2μs, C_{LOAD} = 1nF, R_{LOAD} = 5k Ω			50		kV/µs
L _R	Load regulation	I _{LOAD} = 0 μA to 500 μA			6		mV
C _L	Maximum capacitive load					1	nF
POWER	SUPPLY						
I _{DD}	Operating current	V _{DD} = 3.3V T _A = 25°C			10	12	μΑ
		$T_A = -40^{\circ}C \text{ to } 150^{\circ}C$				17	μA


⁽¹⁾ Long term stability is determined using accelerated operational life testing at a junction temperature of 150°C.

Submit Document Feedback




5.10 Typical Characteristics

at $T_A = 25$ °C (unless otherwise noted)



 V_{DD} = 2.3 to 5.5V, I_{OUT} = 0 μ A, C_{LOAD} = 1000pF

Figure 5-1. Accuracy vs T_A Temperature



 $I_{OUT} = 0\mu A$, $C_{LOAD} = 1000 pF$

Figure 5-2. Output Voltage vs Ambient Temperature




Figure 5-3. Changes in Accuracy vs Ambient Temperature (Due to Load)




Figure 5-4. Supply Current vs Temperature




Figure 5-5. Load Regulation vs Ambient Temperature




Figure 5-6. Line Regulation (Δ °C / Δ V_{DD}) vs Ambient Temperature

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback






Figure 5-7. Output Voltage vs Power Supply




Figure 5-8. Output vs. Settling Time to Step V_{DD}




Figure 5-9. Output vs. Settling Time to Ramp V_{DD}




Figure 5-10. Thermal Response (Air-to-Fluid Bath)




Figure 5-11. Output Impedance vs Frequency





Figure 5-12. PSRR vs Frequency

Submit Document Feedback



6 Detailed Description

6.1 Overview

The ISOTMP35-Q1 is a linear analog output temperature sensor with an output voltage proportional to temperature. The temperature sensor has an accuracy from 0°C to 70°C of ± 1.2 °C. The ISOTMP35-Q1 provides a positive slope output of $10\text{mV}/^{\circ}\text{C}$ over the full -40°C to 150°C and a supply range from 2.3V to 5.5V. A class-AB output driver provides a maximum output of $500\mu\text{A}$ to drive capacitive loads up to 1000pF.

6.2 Functional Block Diagram




Figure 6-1. Functional Block Diagram

6.3 Features Description

The ISOTMP35-Q1 device combines a robust integrated isolation barrier with a tight accuracy analog output temperature sensor. All the features related to the analog output, accuracy, output characteristics of the sensor, and drive characteristic of the output are treated under the analog output section.



6.3.1 Integrated Isolation Barrier and Thermal Response

The ISOTMP35-Q1 is designed to integrate a robust isolation barrier while maximizing the heat flow. This is made possible by a SO-7 package designed to provide the 3-kVRMS isolating rating (UL1577) and isolation mechanism that minimizes the thermal response from the TSENSE pins to the temperature sensor.

Submit Document Feedback



6.3.2 Analog Output

The analog output of the ISOTMP35-Q1 has several characteristics, such as the output accuracy, linearity and drive capability, that must be understood to design the interface to the rest of the signal chain.

6.3.2.1 Common Mode Transient Immunity (CMTI)

CMTI is the capability of the device to tolerate a rising or falling voltage step on the high voltage pins without coupling significant disturbance on the output signal. The device is specified for the maximum common-mode transition rate under which the output signal does not experience a disturbance greater than 200mV lasting longer than $2\mu s$, as shown in Common-Mode Transient Response with a 50kV/ns common-mode input step. Here, a 1nF load capacitor is utilized along with a $5k\Omega$ load resistor as the load conditions. Higher edge rates than the specified CMTI can be supported with sufficient blanking time after common-mode transitions.




Figure 6-2. Common-Mode Transient Response

6.3.3 Thermal Response

The SOIC-7 package is designed to maximize the heat flow and minimize the thermal response time from the TSENSE pins to the temperature sensor, while also providing the $3kV_{RMS}$ isolation rating (UL1577).

When evaluating thermal response with a thermal contact device, care must be taken to understand the gradient that is established by the heat source in the application. Traditionally, most temperature sensors are characterized on the basis of a "stirred-liquid" thermal response test, which sees the totality of the device submerged into a circulated oil bath at an elevated temperature, which typically provides the best possible response the device yields, having all parts of the device held to the secondary temperature for the purposes of establishing a new thermal equilibrium point. This style of test is visualized in Stirred Liquid Thermal Response Test, and the results of this test are presented in Thermal Response (Air-to-Fluid Bath).






Figure 6-3. Stirred Liquid Thermal Response Test

ISOTMP35-Q1 is also evaluated by means of a "directional" temperature response test, where only the thermally connected, high-voltage pins of the device are exposed to the elevated temperature, while the remaining low voltage pins remain in free air at a standard room temperature condition of 25°C. The objective of this form of thermal response test is to more properly evaluate the thermal conductivity of the device under test, even though slight error can persist from the reference temperature.




Figure 6-4. Directional Thermal Response Test

This is demonstrated in Figure 6-5, where ISOTMP35-Q1 is shown alongside a standard negative temperature coefficient (NTC) thermistor, as well as the same NTC adhered via non-conductive thermal epoxy to the high voltage copper, placed at clearance distance of 4mm from the temperature source. The resulting responses demonstrate both the superior response time, as well as the accuracy of the ISOTMP35-Q1 device. The reference temperature in this test is 75°C.

Submit Document Feedback




Figure 6-5. ISOTMP35-Q1 Directional Thermal Response

6.4 Device Functional Modes

The singular functional mode of the ISOTMP35-Q1 is an analog output directly proportional to temperature.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The features of the ISOTMP35-Q1 make the device versatile for various high voltage temperature-sensing applications. The ISOTMP35-Q1 can operated down to a 2.3V supply with 9μ A current consumption. As a result, the device is also well designed for battery applications where a number of these batteries can be stacked for high voltage output.

7.1.1 Output Voltage Linearity

As illustrated in Figure 5-2, the ISOTMP35-Q1 device exhibit a linear output of $10\text{mV}/^\circ\text{C}$. For temperature above 100°C , a small gain shift (T_C) is present on the output (V_OUT). When small shifts are expected, a piecewise linear function provides the best accuracy and is used for the device accuracy specifications. Table 7-2 lists the typical output voltages of the ISOTMP35-Q1 device across the full operating temperature range. The calculated linear column represents the ideal linear V_OUT output response with respect to temperature, while the piecewise linear columns indicate the small voltage shift at elevated temperatures.

The piecewise linear function uses three temperature ranges listed in Table 7-1. Use Equation 1 to calculate the voltage output V_{OUT} of the ISOTMP35-Q1:

$$V_{OUT} = (T_A - T_{INFL}) \times T_C + V_{OFFS}$$
 (1)

where



- V_{OUT} is the voltage output for a given temperature
- T_A is the ambient temperature in °C
- T_{INFL} is the temperature inflection point for a piecewise segment in°C
- T_C is the temperature coefficient or gain
- V_{OFFS} is the voltage offset

Use Table 7-2 to calculate the ambient temperature (T_A) for a given V_{OUT} voltage output within a piecewise voltage range (V_{RANGE}) . For applications where the accuracy enhancement above 100°C is not required, use the first row of Table 7-1 for all voltages.

$$T_{A} = (V_{OUT} - V_{OFFS}) \div T_{C} + T_{INFL}$$
(2)

Table 7-1. Piecewise Linear Function Summary

T _A RANGE (°C)	V _{RANGE} (mV)	T _{INFL} (°C)	T _C (mV/°C)	V _{OFFS} (mV)
-40 to 100	< 1500	0	10	500
+100 to 125	1500 to 1752.5	100	10.1	1500
125 to 150	> 1752.5	125	10.6	1752.5

Submit Document Feedback



Table 7-2. Transfer Table

	Table 1-2. Italisiei Table	
TEMPERATURE (°C)	V _{OUT} (mV) CALCULATED LINEAR VALUES	V _{OUT} (mV) PIECEWISE LINEAR VALUES
-40	100	100
-35	150	150
-30	200	200
-25	250	250
-20	300	300
-15	350	350
-10	400	400
- 5	450	450
0	500	500
5	550	550
10	600	600
15	650	650
20	700	700
25	750	750
30	800	800
35	850	850
40	900	900
45	950	950
50	1000	1000
55	1050	1050
60	1100	1100
65	1150	1150
70	1200	1200
75	1250	1250
80	1300	1300
85	1350	1350
90	1400	1400
95	1450	1450
100	1500	1500
105	1550	1550.5
110	1600	1601
115	1650	1651.5
120	1700	1702
125	1750	1752.5
130	1800	1805/5
135	1850	1858/5
140	1900	1911.5
145	1950	1964.5
150	2000	2017.5

7.1.2 Load Regulation

Load regulation is how the analog output voltage of the ISOTMP35-Q1 changes as the output load current changes, and is measured across temperature. Load regulation is important because when implementing the ISOTMP35-Q1 with an ADC, the user can use an RC filter on the analog output. Knowing how the output voltage changes based on the current pulled with different resistive and capacitive loads help the user make accurate temperature measurements with the ISOTMP35-Q1. See Figure 5-5 for more details on Load Regulation and Section 7.1.6 for more details on how to use the ISOTMP35-Q1 with an ADC.

7.1.3 Start-Up Settling Time

The ISOTMP35-Q1 can support either a step input power supply or a ramp power supply. When powering the device, consider the analog output settling time upon start-up. For a step V_{DD} input, start-up time is approximately 1ms.

The ISOTMP35-Q1 can support either a step input power supply or a ramp power supply. When powering the ISOTMP35-Q1, the user must keep in mind that the ISOTMP35-Q1 requires time to settle the analog output upon start-up:

- For a step V_{DD} input, start-up time is approximately 1ms.
- For a ramp V_{DD} input with a ramp rate of 5V/ms, start-up time is approximately 1.25ms.

See Figure 5-8 and Figure 5-9 for more information.

7.1.4 Thermal Response

The 7-pin SOIC package is designed to maximize the heat flow, and minimize the thermal response time, from the TSENSE pins to the temperature sensor while also providing the 3 kV_{RMS} isolation rating (UL1577).

7.1.5 External Buffer

In case of higher capacitance on the output or a long trace between the sensor and the ADC, a external buffer can be added. This implementation is shown in Figure 7-1 for the signal to be temperature voltage to be sent through a differential pair.




Figure 7-1. Buffering Prior to Sending Data Through a Differential Pair

7.1.6 ADC Selection and Impact on Accuracy

When connecting the ISOTMP35-Q1 analog output to an ADC, using an RC filter on the output is important. Most ADCs have a sampled comparator input structure. When the sampling is active, a switch internal to the ADC charges an internal capacitor (C_{SAMPLE}). The capacitor requires instantaneous charge from the analog output source (ISOTMP35-Q1), so this lead to voltage drops on the ISOTMP35-Q1 analog output, which appears as incorrect temperature reads. By placing a filter capacitor (C_{FILTER}) load on the ISOTMP35 analog output, the voltage drops are mitigated. This works because C_{FILTER} stores charge from the analog output that the ADC can

Submit Document Feedback

pull from when sampling, so there is no voltage drop on the ISOTMP35-Q1 output. Users can also add R_{FILTER} to filter out noise on the analog output.

Consider the maximum load capacitance. The ISOTMP35-Q1 has a maximum load capacitance of 1000pF, therefore the total capacitance on the analog output, including those in the ADC input, must not exceed 1000pF.

When choosing the R and C filter values, the RC time constant changes the settling time of the ISOTMP35-Q1. ADCs often have customizable sampling rates, so the settling time of the ISOTMP35-Q1 must be less than the selected sampling time of the ADC. For example, an ADC with a data rate (DR) of 1ksps has a conversion time of 1ms, therefore any selected R and C filter values must be completely settled within 1ms ($5 \times R \times C < 1/DR$).

ADCs often have customizable full scale ranges (FSR), either digitally or through reference voltages. The ISOTMP35-Q1 at 150°C outputs a maximum voltage of 2017.5mV. When choosing an ADC, there must be a full scale range option with at least that much range. TI recommends a FSR option of at least 3V to avoid headroom concerns in this example. To determine the desired ADC resolution, the ADC LSB size must be known. For the ISOTMP35-Q1, the device does not have an LSB but rather the LSB of the ADC determines the measurement resolution.

- For example, a 12bit ADC with an FSR of 3.3V, has an LSB size of 806μV. This translates to 80m°C of temperature resolution. A 16bit ADC with an FSR of 3.3V, has an LSB size of 50μV, which gives 5m°C of temperature resolution. A 12bit ADC is sufficient for most applications.
- The analog output voltage from the ISOTMP35-Q1 must not exceed the V_{DD} being supplied to the ADC.
 Selecting a V_{DD} for the ADC that exceeds the chosen FSR required to fully capture the ISOTMP35-Q1 analog output range is necessary.

	Table 7 6. Abo octaing Times and outon Trequencies										
SETTLING TIME	SETTLING	TIME (5×RC TIME C	CONSTANT)	CUTOFF FREQUENCY (fC = 1/(2πRC))							
(µs) & CUTOFF FREQUENCY (KHz)	100pF	680pF	1000pF	100pF	680pF	1000pF					
1kΩ	0.5µs	3.4µs	5µs	1592kHz	234.2kHz	159.2kHz					
4.7kΩ	2.35µs	15.98µs	23.5µs	338.8kHz	49.8kHz	33.88kHz					
10kΩ	5µs	34µs	50µs	159.2kHz	23.42kHz	15.92kHz					
100kΩ	50µs	340µs	500µs	15.92kHz	2.34kHz	1.592kHz					

Table 7-3. ADC Settling Times and Cutoff Frequencies

7.1.7 Implementation Guidelines

Voltage clearance on the line must be respected.

A minimum of two layers is required for the ISOTMP35-Q1. Standard layer stacking can be used for a 4-layer PCB where the signal traces can run either on the top or bottom layer. Solid ground and power plane must form the inner layer. See PCB Cross-Section for a depiction of plane and trace clearance under the device.



Figure 7-2. PCB Cross-Section

7.1.8 PSRR

Depending on the application, there can be a significant amount of high frequency noise on the power supply line. If high frequency noise (>100kHz) is present, the user can switch to a $1\mu F$ bypass capacitor to provide additional filtering on the power supply line. Increasing the bypass capacitance or choosing a capacitor with a lower ESR across frequency improves PSRR performance.

An additional power supply consideration is line regulation. For the ISOTMP35-Q1, line regulation refers to the change in output temperature with changing power supply. Figure 5-6 shows that, across the entire environment temperature range, ISOTMP35-Q1 maintains a steady amount change in temperature across V_{DD}.

7.2 Typical Application




Figure 7-3. Typical ISOTMP35-Q1 Circuit

7.2.1 Design Requirements

To design with ISOTMP35-Q1, use the parameters listed in Table 7-4. Most CMOS-based ADCs have a sampled data comparator input structure. When the ADC charges the sampling capacitor, the capacitor requires instantaneous charge from the output of the analog temperature sensor, such as the ISOTMP35-Q1. Therefore, the output impedance of the temperature sensor can affect ADC performance. In most cases, adding an external capacitor mitigates design challenges. The ISOTMP35-Q1 is specified and characterized with a 1000pF maximum capacitive load (C_{LOAD}). The C_{LOAD} is a sum of the C_{FILTER} , C_{MUX} and C_{SAMPLE} . TI recommends maximizing the C_{FILTER} value while allowing for the maximum specified ADC input capacitance (C_{MUX} + C_{SAMPLE}) to limit the total C_{LOAD} at 1000pF. In most cases, a 680pF C_{FILTER} provides a reasonable allowance for ADC input capacitance to minimize ADC sampling error and reduce noise coupling. An optional series resistor (R_{FILTER}) and C_{FILTER} provides additional low-pass filtering to reject system level noise. TI recommends placing R_{FILTER} and C_{FILTER} as close to the ADC input as possible for optimal performance.

Table 7-4. Design Parameters

PARAMETER	VALUE		
Supply voltage, V _{DD}	2.3V to 5.5V		
Decoupling capacitor between V _{DD} and GND	0.1μF		


7.2.2 Detailed Design Procedure

Depending on the input characteristics of the ADC, an external C_{FILTER} can be required. The value of C_{FILTER} depends on the size of the sampling capacitor (C_{SAMPLE}) and the sampling frequency while observing a maximum C_{LOAD} of 1000pF. The capacitor requirements can vary because the input stages of all ADCs are not identical.

Submit Document Feedback

7.2.2.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See Figure 7-4 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60Hz over temperature.



Oven at 150°C

Figure 7-4. Test Setup for Insulation Lifetime Measurement

7.3 Power Supply Recommendations

To help provide reliable operation at supply voltages, a $0.1\mu\text{F}$ bypass capacitor is recommended at the V_{DD} supply pin. Place the capacitor as close to the supply pin as possible. Because there is only a single side power supply for the ISOTMP35-Q1, there is no need to generate isolated power.

7.4 Layout

7.4.1 Layout Guidelines

A minimum of two layers is required for the ISOTMP35-Q1. For a 4-layer PCB, TI recommends a standard layer stacking method where the signal traces run either on the top of bottom layer. Solid ground and power plane must form the inner layer.

7.4.2 Layout Example




Figure 7-5. Layout Example



Figure 7-6. Layout Example - PCB Cross-Section

Submit Document Feedback



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, ISOTMP35 Evaluation Module User's Guide
- Texas Instruments, Circuit for driving an ADC with an instrumentation amplifier in high gain, circuit design
- Texas Instruments, Driving a SAR ADC directly without a front-end buffer circuit (low-power, low-sampling-speed DAQ), circuit design

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (October 2023) to Revision A (June 2024)

Page

- Updated the number format for tables, figures, and cross-references throughout the document......

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 8-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
ISOTMP35BEDFQRQ1	Active	Production	SOIC (DFQ) 7	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	T3Q
ISOTMP35BEDFQRQ1.A	Active	Production	SOIC (DFQ) 7	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	T3Q
ISOTMP35BEDFQRQ1.B	Active	Production	SOIC (DFQ) 7	3000 LARGE T&R	-	Call TI	Call TI	-40 to 150	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISOTMP35-Q1:

Catalog: ISOTMP35

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 8-Nov-2025


NOTE: Qualified Version Definitions:


 $_{\bullet}$ Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Oct-2024

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISOTMP35BEDFQRQ1	SOIC	DFQ	7	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 14-Oct-2024




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	ISOTMP35BEDFQRQ1	SOIC	DFQ	7	3000	353.0	353.0	32.0	



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. No JEDEC Registration as of September 2022



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025