DS90C3201,DS90C3202,DS90C363B,DS90C365A, DS90C383B,DS90C385A,DS90C387,DS90C387A, DS90C387R,DS90CF363B,DS90CF364, DS90CF364A,DS90CF366,DS90CF383B, DS90CF384,DS90CF384A,DS90CF384AQ, DS90CF386,DS90CF388,DS90CF388A,DS90CF564

Application Note 1056 STN Application Using FPD-Link



Literature Number: SNLA048

STN Application Using FPD-Link

INTRODUCTION

The advantages of using the FPD-Link chipset in a notebook application are to reduce the number of conductors, the size of the cables, and to allow the system designer to reduce EMI. Currently some notebook manufacturers are willing to use STN-DD (Super Twist Neumatic-Dual Drive) panels as an option for flat panel display over TFT (Thin Film Transistor) panels because they are lower in cost. Therefore, it is important to show that FPD-Link is able to support STN panel applications. This application note will explain how a designer would use FPD-Link to support a 640x480 STN-DD panel, but higher resolution STN panels can also be implemented with minor changes.

The system connection for the STN-DD panel with FPD-Link requires a graphics controller connecting to the FPD-Link transmitter on the motherboard. The receiver is then con-

National Semiconductor Application Note 1056 Michael Hinh September 1996



FPD-Link

nected to the transmitter by LVDS lines. The STN panel is connected to the FPD-Link receiver outputs as shown in *Figure 1*.

The system connection that was bench verified used a C and T 65550 flat panel GUI accelerator, National's 6-bit color FPD-Link chipset (DS90CF561/2), and a 640x480 color STN-DD LCD panel (Sharp LM64C08P). Notice that the +12V supply and V_{EE} (+27V) are connected directly from the graphics card (50 pin connector) to the STN panel to supply power to the panel for the back light. The V_{EE}must be adjusted to +27V (panel specific) by turning a potentiometer (50 kΩ) on the graphics controller card. The V_{DD} (+5V) is also supplied by the graphics card which powers the FPD-Link devices and the STN panel. Thus no additional power rails are required in the application.




FIGURE 1. STN-DD Panel Application Using FPD-Link Chipset

TIMING CONSIDERATION

The timing requirement for STN-DD panels is different from TFT panels because the STN panel uses a SHFCLK which has a variable frequency - it is not free running - as shown in Figure 2. However, the FPD-Link transmitter and receiver requires a free running clock (a constant frequency) to allow the PLL (Phase Lock Loop) to latch and strobe the data bits. When the PLL is active, the color bits, LP (Horizontal Sync), and FLM (Vertical Sync) are transferred through the LVDS data lines. To obtain a free running clock for the FPD-Link, pin number 102 on either the 65548 or the 65550 GUIs can be configured and used through software. Pin 102 is titled PCLK/WEC# and is set to a particular frequency depending upon the panel being driven. On our bench example, the frequency of the PCLK was set for 25 MHz to support the 640x480 STN-DD panel. The PCLK is passed to the Tx-CLKin pin (FPD-Link transmitter) for the PLL to be operational. The receiver also uses the PCLK to strobe the data bits, but is not required to recreate the PCLK. The STN panel does not require the PCLK, so the RxCLKout should be left open as shown in *Figure 1*.

The relationship between the clock signals is shown in *Figure 2*. The SHFCLK repeats every three data cycles (every eight PCLK cycles). 16 bits of data are transferred per data cycle (6 greens, 6 reds, and 4 blues). Thus each data cycle provides 5-1/3 pixels. The reason 8 PCLK cycles are needed per T-shfclk is to properly capture and recreate the SHFCLK signal. Note 1 PCLK cycle equals to 1 pulse of the SHFCLK. By referencing the PCLK, 2 pixels are displayed for each PCLK cycle and each pixel has 3 data bits. A total of 16 pixels and 48 data bits are latched at each T-shfclk. The SHFCLK is about 9 MHz and can treated and transferred similarly to a data bit to meet panel requirements with no problems. Thus the SHFCLK is passed to the receiver on a data signal pin, not the TxCLK in pin. The receiver recreates the SHFCLK and this signal is passed to the STN panel. For

the FPD-Link to sample the data correctly, the edges of the PCLK and SHFCLK must align at the start of a T-shfclk cycle as shown in *Figure 2*. If there is skew in the PCLK to data re-

lationship the designer can vary the length of the PCLK line or add delay elements to shift the clock edge so it will line up with the data bits correctly.





FIGURE 2. 640x480 STN-DD Panel PCLK vs. SHFCLK

SOFTWARE/PROGRAMMING CONSIDERATION

In order for the GUI to interface to the STN-DD color panel, the designer must load the BMP (Bios Modification Program) VGA BIOS driver so that the data can be seen on the STN-DD panel after configuration. If the program is not set for STN-DD panel operation, the designer must modify the BMP VGA BIOS driver by using the BMP configuration program and set the extended register for STN-DD panel configuration. The parameters for 640x480 color STN-DD panel are defined in the GUI datasheet (i.e. 65548 table #9) regarding the 16-bit interface with frame acceleration. Note, it is important to use the internal frame buffer in order for the PCLK/WEC#, pin 102, to output the required free-running clock. If it is set for external frame buffering, this may be disabled by setting FR1A[7] = 00 or by setting the frame buffer to internal in the BMP configuration program. Any modification in the VGA BIOS driver must be saved for changes to take place when the VGA BIOS driver is loaded again.

BIT MAPPING CONSIDERATION

The 6-bit color FPD-Link chipset used in this application is designed for 21 input bits and a clock input for the PLL. The 640x480 STN-DD panel uses 16-bit color, LP, FLM, SHFCLK for a total of 19 bits. Two input bits are not used in this application and should be tied to ground because floating inputs may cause unneeded switching on the LVDS lines and increased power dissipation. The mapping of these bits is shown in *Figure 3*. The bits were mapped this way in order to isolate color bits from each other. If there are any bits missing at the panel, the designer can easily troubleshoot the problem because each LVDS line will correspond to a group of color bits (R, G, B). Note that in a 16-bit STN application, blue only supports 4 bits, while green and red are 6 bits each. The SHFCLK has been mapped to a data bit position along with the other two control lines.



www.national.com

CONCLUSION

National's FPD-Link chipset can easily be used in STN-DD panel applications with only minor changes to provide the free-running PCLK signal. This was verified by using a 640x480 STN-DD panel, but higher resolution can also be achieved by using the 8-bit FPD-Link capable of operating at higher speed SHFCLK/PCLK. Minor software configuration changes have to be made to the GUI by the use of a BMP program. FPD-Link can support a variety of STN-DD panels at 640x480, 800x600, to 1024x768 resolution. The only difference between these resolutions are number of bits transferred and clock frequency, which FPD-Link chipset can support.

Any GUI accelerator that supports a free-running clock can be used in a FPD-Link/STN application. This bench testing verified the STN application using the 65548 and the 65550 GUI devices. However, if the GUI accelerator can not support this free-running clock an external work around requiring external logic and a PLL can be used to generate this clock. The designer should check with the GUI manufacturers to verify that it can support the clock needed for a FPD-Link/STN application.

APPENDIX

Bench Procedure to Program the GUI (65548/65550) for a free-running clock

1. Load the BMP configuration program to modify the BMP VGA BIOS driver.

At the prompt: type [BMP32 RAM32.EXE].

- Use the tab key to move through the 40 pages. On page 3, select the panel that the GUI has to drive, set the analog display boot type to Simultanous boot mode, select the BUS type (PCI or VL), select the product type. On page 17, Set the dot clock frequency for simultaneous display mode. For 640x480 STN panel, DCLK = 25 MHz.
- On page 6, enter the parameters for SM Boot, which are defined by C and T datasheet (65548 table #9). The parameters are in **Bold** text.
- On page 20, enter the simultaneous video extended registers parameters specified by C and T (table #9) to drive the STN panel that was selected.
- To obtain a free-running clock. On page 17, set the frame buffer to internal or embedded. On page 6, enter the frame buffer control parameter (XR6F-1B).
- 6. Save the BMP program changes as a RAM32.EXE file.
- Exit the BMP program and load the VGA BIOS driver. At the prompt: type [RAM32.EXE], the driver is then loaded and the STN panel should display the DOS prompt.
- If the STN panel is not displaying the DOS prompt, then turn off the computer and reload the BMP Program to modify the VGA BIOS driver because the configuration was not correctly set.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

N	National Semiconductor Corporation	National Semiconductor Europe	National Semiconductor Asia Pacific Customer	National Semiconducto Japan Ltd.
U.	Americas	Fax: +49 (0) 1 80-530 85 86	Response Group	Tel: 81-3-5620-6175
	Tel: 1-800-272-9959	Email: europe.support@nsc.com	Tel: 65-2544466	Fax: 81-3-5620-6179
	Fax: 1-800-737-7018	Deutsch Tel: +49 (0) 1 80-530 85 85	Fax: 65-2504466	
	Email: support@nsc.com	English Tel: +49 (0) 1 80-532 78 32	Email: sea.support@nsc.com	
		Français Tel: +49 (0) 1 80-532 93 58		
www.na	ational.com	Italiano Tel: +49 (0) 1 80-534 16 80		

National does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	a O a Al a a m

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated