

AN-2068 DS90UR241/124 Spread Spectrum Tolerance Support

ABSTRACT

Compliance to EMI limits is often a challenge. Spread spectrum clocking is commonly used to minimize EMI. The effect of modulating periodic signals, both clock and data, reduces the peak emissions by spreading the energy over a range of frequencies. The DS90UR241 and DS90UR124 chipset allows the use of spread spectrum clock and data inputs. The following is a discussion of spread spectrum clock characteristics and the interaction with DS90UR241/124 chipset.

Contents

1	Spread Spectrum Modulation	2
2	Theory of Operation: Serializer and Deserializer PLL Response to Jitter	3
3	Alternate Modulation Profiles	4
4	Response to SSC Source	4
Appendix A	Jitter Measurements	5

List of Figures

1	SSC Triangle Modulation	2
2	Example of PLL Jitter Transfer (Theoretical)	3

List of Tables

1	Frequency and Modulation Frequencies for SSC (Triangle Modulation Profile)	2
2	Serializer Input Jitter Across TCLK Frequency	4

1 Spread Spectrum Modulation

Three key parameters, frequency deviation, modulation frequency and modulation profile, are used to define a spread spectrum output. Most spread spectrum generators will modulate the fundamental clock frequency by several percent. This modulation may be “center spread” or “down spread”. The rate of this frequency change, modulation frequency, is often quite slow in comparison to the fundamental clock frequency - typically in the 10’s of kHz range.

Table 1 provides guidance for the frequency deviation and modulation frequencies supported by the DS90UR241/124 chipset. This data is based on testing with an ideal source. The input clock signal was modulated by the triangle output of an arbitrary waveform generator. There was a direct connection between serializer and deserializer (no cable). No effects of additional jitter or cable length are included.

Additional factors associated with spread spectrum operation must also be considered. A modulated clock output may contain additional higher frequency jitter components beyond the modulation frequency. It is important that this additional jitter not exceed the input jitter tolerance of the downstream device. Per the DS90UR241 specification, the input jitter tolerance is $\pm 100\text{ps}$ (200ps pk-pk) at the maximum operating frequency of 43 MHz. This value scales with input clock period. For example, at 33 MHz, the recommended input clock jitter maximum increases to 260 ps pk-pk. For a description of measuring peak-to-peak jitter, see the [Appendix A](#).

The frequency profile of the modulated signal is also important. There are two common modulation profiles: triangle and Lexmark (“Hershey Kiss”). Both apply a fixed modulation rate to the clock signal, and are proven to effectively reduce EMI. The DS90UR241/124 is targeted to support these two profiles. Note that some other profiles do exist, with slightly different behavior (varying the modulation rate over a range of frequencies). The DS90UR241/124 is not guaranteed to operate properly with these alternative modulation profiles.




Figure 1. SSC Triangle Modulation

Table 1. Frequency and Modulation Frequencies for SSC (Triangle Modulation Profile)

Maximum f_{dev}	Maximum f_{mod}	
	PCLK = 33 MHz	PCLK = 8 MHz
$\pm 4\%$ center spread (8% total)	20 kHz	5 kHz
$\pm 2\%$ center spread (4% total)	50 kHz	25 kHz




Figure 2. Example of PLL Jitter Transfer (Theoretical)

When viewing the frequency spectra, the energy should be spread evenly across a range as defined by the frequency deviation. Outside of the specified range, the energy should quickly reduce to baseline levels. Additional “peaks” outside the desired deviation range are undesirable, resulting in a high frequency component that the phased-locked loop (PLL) will not track.

2 Theory of Operation: Serializer and Deserializer PLL Response to Jitter

The bandwidth of the device PLL determines its fundamental response to jitter. Input jitter with a frequency below the bandwidth of the PLL, “low frequency jitter”, will be tracked and passed to the output of the PLL. As frequencies increase above the PLL bandwidth, “high frequency” jitter begins to be attenuated as per the jitter transfer curve. Maximum attenuation is achieved beyond the 6dB point. A typical PLL jitter transfer curve is shown in [Figure 2](#). This illustrates gain (ratio of PLL input to output jitter) vs. the frequency of the jitter.

At the serializer input, jitter frequencies below the serializer bandwidth will be tracked by the PLL, and passed along the serial link to the downstream deserializer. Jitter with a frequency above the serializer bandwidth will be attenuated to some degree as defined by the PLL’s jitter transfer curve.

As with the serializer, any jitter below the deserializer bandwidth will be tracked by the PLL and passed to the deserializer’s outputs. Frequencies above the deserializer bandwidth are not tracked, and must be considered with respect to the receiver’s input jitter tolerance specification. For the DS90UR241/124 to operate properly, the deserializer’s input jitter tolerance specification (RxINTOL) must be satisfied. High frequency jitter at frequencies >2 MHz will not be tracked and must remain below 0.5UI.

The purpose of the serializer’s input jitter specification is to ensure that jitter contributed by the serializer output is limited such that deserializer’s RxINTOL can be satisfied by the system. When a typical SSC modulation profile is applied (triange, Lexmark profile), the behavior of the serializer PLL is predictable and follows the PLL jitter transfer curve. At frequencies above the serializer bandwidth (2.6MHz), the input jitter will be attenuated. Therefore, it is critical to limit the jitter at frequencies in the range of 2 - 2.6MHz. This is the range in which the serializer maximum input jitter specification of 0.25UI must be applied. At input jitter frequencies above 2.6 MHz, the magnitude of jitter should remain below 0.4UI.

Table 2. Serializer Input Jitter Across TCLK Frequency

TCLK Frequency (MHz)	Jitter Frequency (MHz)	Maximum Jitter pk-pk(ps)
43	2 - 2.6	200
	> 2.6	300
33	2 - 2.6	260
	> 2.6	400
25	2 - 2.6	340
	> 2.6	550

3 Alternate Modulation Profiles

The supported modulation profiles, triangle and Lexmark, modulate the clock at a single frequency and do not generate abrupt frequency steps. Some alternative SSC modulation profiles have been shown to exhibit abrupt frequency steps and are not recommended. The instantaneous frequency step results in a frequency error, appearing as excessive jitter at the output of the serializer PLL. Under these conditions the serializer input jitter specification cannot be used to predict the behavior of the serializer output and assure link performance. If an alternate modulation profile is employed, you must assure system operation by measuring the jitter at the receiver input to ensure the RxINTOL specification is satisfied.

4 Response to SSC Source

Spread spectrum clock sources modulate at frequencies well below the bandwidth of the PLLs. This low frequency modulation is easily tracked by the PLLs, and passes along cleanly to the output of the deserializer. However, the generated SSC signal will have additional frequency components, some of which may appear as high frequency jitter or frequency discontinuities. Depending upon the frequency and magnitude of these additional jitter components, input jitter tolerance may be violated and potentially impact the ability to accurately recover serialized data. Therefore, the quality of the SSC generated output is important in the selection of an SSC device. SSC sources with triangle or Lexmark modulation profiles should be used. It is recommended that you select the minimum spread spectrum f_{dev} and f_{mod} necessary to achieve EMC compliance.

Appendix A Jitter Measurements

It is important to understand the high frequency jitter contribution of a spread spectrum clock source. The high frequency peak-to-peak jitter can be measured using a real-time scope combined with jitter analysis software. When analyzing the peak-to-peak jitter, high-pass and band-pass filters are applied. This focuses the analysis on the specified high-frequency jitter components, and ignores the intentional low frequency modulation of the spread spectrum device. The following section provides specific guidance to measure jitter at the DS90UR241 (serializer) and DS90UR124 (deserializer) inputs.

A number of platforms and tools are available for measurement and analysis of jitter. This section describes the use of Tektronix digital sampling scope and DPOJET jitter analysis tool.

Serializer input jitter should be measured as close as possible to the serializer's TCLK input pin. This is an LVCMOS input signal, switching at a frequency between 10 MHz and 43 MHz. A low capacitance probe with a bandwidth of 1GHz is sufficient for measuring this input signal.

In DPOJET (Jitter and Eye Diagram Analysis Tools) click on:

1. Select → Jitter → **TJ@BER**
2. Configure → Edges → (under Signal Type) select **Clock**
3. Configure → Clock Recovery → (under Method) select **Constant Clock – Mean** and (under Auto Calc) select **Every Acq**
4. Configure → RjDj → In the Data Signal Settings (under Pattern Type) select **Repeating**, (under Pattern Length) enter **2** for UI, and (under Jitter Target BER) enter **12** for BER = 1E-
5. Configure → Filters: (under Filter Spec) select **2nd Order** and (under High Pass (F1)) enter **2 MHz** for Freq and (under Low Pass (F2)) select **2nd Order** and enter **2.6 MHz** for Freq
6. To measure TJ >2.6 MHz remove the **Low Pass (F2)** select **No Filter** and (under High Pass (F1)) enter **2.6 MHz** for Freq
7. Results → Single (for Population = 1) or Run (for Population > 1)

The deserializer input is a high-speed differential serial stream. As such, this should be measured across the deserializer input termination resistor using a low capacitance, high-bandwidth (>3GHz) differential probe. Zoom in on the serial stream and look at the rising and falling edges. Make sure the edges are monotonic in nature and have no reflections showing on the edges. If there is a reflection, then the jitter measurements will be larger than if there were no reflection.

1. In DPOJET (Jitter and Eye Diagram Analysis Tools) click on:
2. Select → Jitter → **TJ@BER**
3. Configure → Edges → (under Signal Type) select **Data**
4. Configure → Clock Recovery → (under Method) select **PLL — Custom**, (under PLL Model) select **Type II**, (under Damping) enter **1.07** and (under Loop BW) enter **2 MHz**
5. Configure → RjDj → In the Data Signal Settings (under Pattern Type) select **Arbitrary**, (under Window Length) enter **5UI**, (under Population) enter **28**, and (under Jitter Target BER) enter **12** for BER = 1E-
6. No filter(s) should be used with this measurement
7. Results → Single (for Population = 1) or Run (for Population > 1)

A.1 Equipment

1. Tektronix DSA71604 16 GHz 50GS/s Digital Serial Analyzer with DPOJET software
2. Tektronix P7330 3.5 GHz Differential Probe
3. Tektronix P6247 1GHz Differential Probe

A.2 Measurement in "UI"

The jitter specification for the receiver input (RxINTOL) is given in terms of unit interval ("UI"). The jitter measurements provided by the jitter analysis tools are commonly presented in terms of time units (picoseconds). This measured time-based value needs to be converted to UI terms for comparison with the 0.5 UI specification. If the input clock rate (TCLK) is known, it is simple to convert from a time-based jitter measurement to jitter in terms of UI.

A unit interval ("UI") is the time duration of 1 bit in the serialized differential data stream. For every TCLK input clock period, 28 serialized bits are transferred over the differential link. Therefore, UI is defined as:
$$UI = \text{TCLK period (ps)} / 28 \text{ bits}$$

The conversion from measured jitter (time-based) to "UI" is: $\text{jitter (ps)} / UI \text{ (ps)} = \text{jitter (UI)}$

Here is an example for a system with input clock (TCLK) of 33 MHz, and a measured jitter of 200ps.

- TCLK input clock period =
- $UI = 30303 \text{ ps} / 28 = 1082 \text{ ps}$
- $\text{jitter (UI)} = 200 \text{ ps} / 1082 \text{ ps} = 0.18 \text{ UI}$

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com