



Gerome Cacho

ABSTRACT

This application note outlines the necessary and potential steps for replacing the Microchip KSZ8081_8091MNX/RNB 10/100Mb/s Ethernet™ PHY with TI's DP83826A.

Table of Contents

1 Required Changes	1
1.1 Strap Resistor Value	1
1.2 External Capacitor on Pin 2	2
1.3 Duplex Strap on Pin 16 (DP83826A Basic Mode)	2
1.4 Selecting 10M with Auto-Negotiation Enabled (DP83826A Basic Mode)	2
1.5 Configuring LED_1 for Tx and Rx Activity for EtherCAT Follower (DP83826A Basic Mode)	3
1.6 EMC Performance	3
1.7 Thermal Pad Adjustments in Layout	3
1.8 Physical Layer ID Register	3
2 Purpose	4
3 Potential Changes	5
3.1 MDIO Pullup Resistor on Pin 11	5
3.2 MDIO Register Writes	5
3.3 Capacitors on Center Tap of Magnetics	5
4 Informational Changes	5
5 Pinout Mapping	6
5.1 Pin Mapping	6
6 DP83826A Strap Configurations	7
6.1 Bootstrap Configurations	7
7 Revision History	8

Trademarks

Ethernet™ is a trademark of ODVA Inc.

All trademarks are the property of their respective owners.

1 Required Changes

This section describes the modifications required to transition from the KSZ8081_8091MNX/RNB to the [DP83826A](#).

1.1 Strap Resistor Value

The DP83826A supports either Basic mode or Enhanced mode. Basic mode supports the same bootstrap options as the KSZ8081_8091MNX/RNB. To set the DP83826A for Basic mode, pin 1 (ModeSelect) must be tied to ground. In a KSZ8081_8091MNX/RNB design, pin 1 is already tied to GND, so there is no change required to select the correct mode. To understand the difference between DP83826A Basic mode and Enhanced mode, see the [DP83826A datasheet](#).

Both devices use a 2-level strap that require a pullup or pulldown resistor. [Table 1-1](#) shows the difference in pullup and pulldown resistor values between the DP83826A and the KSZ8081_8091MNX/RNB. See the TI Precision Labs Video ["How Do Ethernet bootstraps work?"](#) to properly calculate the correct strap resistors.

Table 1-1. Strap Resistor Values

	KSZ8081_8091MNX/RNB	DP83826A
Pullup Resistor Value	4.7kΩ	2.49kΩ
Pulldown Resistor Value	1kΩ	1.5kΩ

1.2 External Capacitor on Pin 2

The KSZ8081_8091MNX/RNB requires two external decoupling capacitors on pin 2: 2.2μF and 0.1μF. The DP83826A only requires one external decoupling capacitor on pin 2 (CEXT) that is equal to 2nF.

Table 1-2. Value of External Capacitors on Pin 2

	KSZ8081_8091MNX/RNB	DP83826A
External Capacitor Value	2.2μF and 0.1μF	2nF

1.3 Duplex Strap on Pin 16 (DP83826A Basic Mode)

- No change is needed on pin 16 whether KSZ8081_8091MNX/RNB is being used in Half-Duplex or Full-Duplex mode, DP83826A is in the same mode as KSZ8081_8091MNX/RNB for a given circuit.

Table 1-3. Full and Half Duplex Comparison

Pin Number	KSZ8081_8091MNX/RNB	DP83826A Basic Mode
Pin 16	1: Half Duplex (Default) 0: Full Duplex	1: Half Duplex (Default) 0: Full Duplex

1.4 Selecting 10M with Auto-Negotiation Enabled (DP83826A Basic Mode)

KSZ8081_8091MNX/RNB and DP83826A default to 100M speed. To select 10M speed, KSZ8081MNX/RNB and KSZ8091RNB recommends a pulldown on pin 31 along with a series resistor on the LED. For DP83826A Basic Mode, 10M speed selection is done through register configuration and the strap resistor on Pin 31 is removed.

- Remove the strap resistor on Pin 31 for 10M selection.
- Program register 0x0004 with 0x0061 to select 10M speed when auto-negotiation is enabled.
- Program register 0x0000 with 0x3300 to restart auto-negotiation.

1.5 Configuring LED_1 for Tx and Rx Activity for EtherCAT Follower (DP83826A Basic Mode)

The DP83826A, KSZ8081MNX/RNB and KSZ8091RNB can use LED_1 to indicate Tx and Rx activity from a host ASIC or FPGA. Extended register configurations are required for DP83826A.

- Program register 0x0460 either with 0x0001 for the LED to stay high or with 0x0008 for a blinking LED
- Program register 0x0469 with 0x0004

1.6 EMC Performance

DP83826Ax offers similar EMC performance in the Basic Mode to the KSZ8081MNX/RNB. To enable this EMC performance, RX_CLK (Strap11) must be pulled high as detailed in [Table 1-4](#).

Table 1-4. FLD Detection by Strap in BASIC Mode

Strap Configuration	RX Error Count	MLT3 Error Count	LOW SNR Threshold	Signal/Energy Loss	Descrambler Link Loss
Strap11 = LOW	Enabled	Enabled	Disabled	Enabled	Disabled
Strap11 = HIGH	Disabled	Disabled	Disabled	Enabled	Disabled

1.7 Thermal Pad Adjustments in Layout

The DP83826A thermal pad is smaller than KSZ8081_8091MNX/RNB. [Table 1-5](#) lists the differences in package and DAP dimensions between the KSZ8081_8091MNX/RNB and DP83826A. With the rollover between devices, there is still a sufficient gap between pins and DAP so that pins are not shorted.

Table 1-5. Package and DAP Dimension Differences

	KSZ8081_8091MNX/RNB	DP83826A
Package dimensions	5mm × 5mm	5mm × 5mm
Maximum DAP dimensions	3mm × 3mm	2.2mm × 2.2mm

The recommended design for best practices on the layout is to match the solder paste stencil with the DP83826A thermal pad. This means reducing the solder paste from 3mm × 3mm to 2.1mm × 2.1mm.

1.8 Physical Layer ID Register

The PHY Identifier Register 1 (PHYIDR1) and 2 (PHYIDR2) allows system software to determine the applicability of device specific software based on the vendor model number. The Identifiers Register 1 and Register 2 can be found in the DP83826A data sheet. The vendor model number is represented by bits 9 to 4 in PHYIDR2 (Address 0x3) listed in [Table 1-6](#).

Table 1-6. PHYID Comparison

Register Address	Register Name	Register Description	Device		
0x03	PHYIDR2	PHY ID 2	DP83826A	KSZ8081MNX/RNB	KSZ8091MNX/RNB
			0xA116- BASIC 0xA136 - ENHANCED	0x1560- Rev A/A2 0x1561- Rev A3	0x156 Silicon Rev

2 Purpose

While the KSZ8081_8091MNX/RNB and the DP83826A have many similarities, several extra features are included in the DP83826A, improving performance and system optimization. This system rollover document outlines how to replace the KSZ8081_8091MNX/RNB PHY microchip with TI's DP83826A by comparing differences including required external components, pin functions, feature set, and register operation. The impact to a design is dependent on the PHY configuration and features used.

3 Potential Changes

The following section describes the specific changes that can be required to be changed in converting to a DP83826A design. The default values for the DP83826A versus KSZ8081_8091MNX/RNB can be enough for transition between parts.

3.1 MDIO Pullup Resistor on Pin 11

KSZ8081_8091MNX/RNB requires an external 1k pullup resistor on the MDIO pin of the PHY. The DP83826A has an internal pullup resistor of 10kΩ on this pin. An additional external pullup resistor can be added if required.

3.2 MDIO Register Writes

The DP83826A and KSZ8081_8091MNX/RNB have both standard and extended SMI/MIIM (MDIO) registers.

DP83826A can access the standard registers through the indirect method (using standard registers 0x000D and 0x000E as outlined in IEEE 802.3). However, Microchip KSZ8081_8091MNX/RNB can only access the standard register set through the direct method (without using 0x000D and 0x000E registers).

KSZ8081_8091MNX/RNB also specifies the MMD address for all extended registers (for example, 2 h), while DP83826A only uses MMD address 31 (0x001F) for all extended register writes and reads.

3.3 Capacitors on Center Tap of Magnetics

KSZ8081_8091MNX/RNB uses one 0.1uF capacitor on each center tap of magnetics. By contrast, DP83826A uses one 2nF capacitor on each center tap. TI recommends changing this capacitor value when replacing KSZ8081_8091MNX/RNB with DP83826A.

4 Informational Changes

This section describes feature differences between the DP83826A and KSZ8081_8091MNX/RNB.

Table 4-1. DP83826A vs. KSZ8081_8091MNX/RNB, KSZ8091MNX/RNB Feature Set Comparison

Features	KSZ8081MNX/RNB	KSZ8091MNX/RNB	DP83826A
VDDIO	1.8V, 2.5V, 3.3V	1.8V, 2.5V, 3.3V	1.8V, 3.3V
NAND Tree Support	Supported	Supported	Not Supported
PHY Broadcast Address	Supported	Supported	Not Supported
MII Back-2-Back Mode	Supported	MNX Only	Supported in ENHANCED Mode for Repeater Functionality
Slow Oscillator Mode	Supported	Supported	Supported - known as Deep Power Down mode

5 Pinout Mapping

5.1 Pin Mapping

Table 5-1 shows the pinout mapping between the DP83826A and KSZ8081_KSZ8091/MNX/RNB. For more details on the pin mapping, as well as any updates made, see the [DP83826A datasheet](#).

Table 5-1. Pinout Mapping

Pin No.	KSZ8081MNX/RNB Pin Functions	KSZ8091MNX/RNB Pin Functions	DP83826A BASIC Mode Pin Functions	DP83826A ENHANCED Mode Pin Functions
1	GND	GND	Mode Select	Mode Select
2	VDD_1.2	VDD_1.2	CEXT	CEXT
3	VDDA_3.3	VDDA_3.3	VDDA3V3	VDDA3V3
4	RXM	RXM	RD_M	RD_M
5	RXP	RXP	RD_P	RD_P
6	TXM	TXM	TD_M	TD_M
7	TXP	TXP	TD_P	TD_P
8	XO	XO	XO	XO
9	XI	XI	XI/50MHzIn	XI/50MHzIn
10	REXT	REXT	RBIAS	RBIAS
11	MDIO	MDIO	MDIO	MDIO
12	MDC	MDC	MDC	MDC
13	RXD3/PHYAD0	RXD3/PHYAD0	RX_D3	RX_D3
14	RXD2/PHYAD1	RXD2/PHYAD1	RX_D2	RX_D2
15	RXD1/PHYAD2	RXD1/PHYAD2	RX_D1	RX_D1
16	RXD0/DUPLEX	RXD0/DUPLEX	RX_D0	RX_D0
17	VDDIO	VDDIO	VDDIO	VDDIO
18	RXDV/CONFIG2	RXDV/CONFIG2	RX_DV/CRS_DV	RX_DV/CRS_DV
19	RXC/B-CAST_OFF	RXC/B-CAST_OFF	RX_CLK/50 MHz_Output	RX_CLK/50 MHz_RMII
20	RXER/ISO	RXER/ISO	RX_ER	RX_ER
21	INTRP/NAND_TREE#	INTRP/PME_N2/NAND_TREE#	INT	PWRDN/INT
22	TXC	TXC	TX_CLK	TX_CLK
23	TXEN	TXEN	TX_EN	TX_EN
24	TXD0	TXD0	TX_D0	TX_D0
25	TXD1	TXD1	TX_D1	TX_D1
26	TXD2	TXD2	TX_D2	TX_D2
27	TXD3	TXD3	TX_D3	TX_D3
28	COL/CONFIG0	COL/CONFIG0	COL	COL/LED2/GPIO
29	CRS/CONFIG1	CRS/CONFIG1	CRS	CRS/LED3
30	LED0/NWAYEN	LED0/PME_N1/NWAYEN	LED0	LED0
31	LED1/SPEED	TXER	LED1	LED1
32	RST#	RST#	RST_N	RST_N

6 DP83826A Strap Configurations

6.1 Bootstrap Configurations

Table 6-1 through Table 6-6 outline the DP83826A strap configurations in BASIC Mode. Unless stated otherwise in the previous subsections, the KSZ8081_8091MNX/RNB strap configurations are analogous. These tables and more details about the bootstrap configurations can be found in the [DP83826A datasheet](#).

Table 6-1. PHY Address Strap Table

Pin Name	Strap Name	Pin Number	Default	Mode	Function
RX_D3	Strap7	13	1		PHY_ADD0
				0	0
				1	1
RX_D2	Strap8	14	0		PHY_ADD1
				0	0
				1	1
RX_D1	Strap9	15	0		PHY_ADD2
				0	0
				1	1

Table 6-2. MAC Mode Selection Strap Table

Pin Name	Strap Name	Pin Number	Default	Strap 10	Strap 4	Function
COL	Strap4	28	0	0	0	MII MAC mode
				0	1	RMII leader mode
				1	1	RMII follower mode
CRS	Strap3	29	0	Reserved		
RX_DV	Strap10	18	0			

Table 6-3. Auto Negotiation Strap Table

Pin Name	Strap Name	Pin Number	Default	Mode	Function
LED0	Strap2	30	1	0	Auto Negotiation Disable
				1	Auto Negotiation Enable

Table 6-4. Speed Strap Table

Pin Name	Strap Name	Pin Number	Default	Mode	Function
LED1	Strap1	31	1	0	Speed 10M
				1	Speed 100M

Table 6-5. Full/Half Duplex Table

Pin Name	Strap Name	Pin Number	Default	Mode	Function
RX_D0	Strap0	16	1	0	Full Duplex
				1	Half Duplex

Table 6-6. MII Isolate Bootstraps

Pin Name	Strap Name	Pin Number	Default	Mode	Function
RX_ER	Strap6	20	0	0	MII Isolate Disable
				1	MII Isolate Enable

7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (April 2025) to Revision A (August 2026)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Updated title from "Configuring LED_1 for Tx and Rx Activity for EtherCAT Slave (DP83826A Basic Mode)" to "Configuring LED_1 for Tx and Rx Activity for EtherCAT Follower (DP83826A Basic Mode)".....	3
• Updated Pin Mapping Section.....	6

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025