

LM5005 75V, 2.5A Step-Down Switching Regulator With Wide Input Voltage Range

1 Features

- High-efficiency DC-DC buck converter
 - Wide input voltage range: from 7V to 75V
 - Adjustable output voltage: as low as 1.225V
 - Output current: as high as 2.5A
 - Junction temperature range -40°C to 125°C
- Integrated 75V, 160m Ω buck MOSFET
- Meets EN55022 and CISPR 22 EMI standards
- Feedback voltage accuracy: $\pm 1.5\%$
- Emulated peak current-mode control
 - Ultra-fast line and load transient response
- Switching frequency: from 50kHz to 500kHz
- Controller or peripheral frequency synchronization input
- 80ns minimum PWM ON time for low V_{OUT}
- Monotonic start-up into prebiased output
- Internal high-voltage VCC bias supply regulator
- Auxiliary bias supply option to VCC
- Configurable soft start with tracking
- Precision standby and shutdown input
 - Programmable input UVLO with hysteresis
- Remote shutdown and standby control
- Cycle-by-cycle overcurrent protection
- VCC and gate drive UVLO protection
- Thermal shutdown protection with hysteresis
- Thermally-enhanced 20-pin HTSSOP package
- Create a custom design using the LM5005 with the [WEBENCH® Power Designer](#)

2 Applications

- High-efficiency point-of-load regulators
- Telecommunications infrastructure
- Factory automation and control

3 Description

The LM5005 high-voltage buck converter features all of the functions necessary to implement an efficient

high-voltage switching regulator with a minimum number of external components. This easy-to-use converter operates over an input voltage range from 7V to 75V and delivers a maximum output current of 2.5A. The control loop architecture is based upon current-mode control using an emulated current ramp for high noise immunity. Current-mode control provides inherent line feed-forward, cycle-by-cycle overcurrent protection and straightforward loop compensation. The use of an emulated control ramp reduces noise sensitivity of the PWM circuit, allowing reliable control of small duty cycles necessary in high input voltage applications.


The switching frequency is resistor-programmable from 50kHz to 500kHz. To reduce EMI, an oscillator synchronization pin allows multiple LM5005 regulators to self-synchronize or be synchronized to an external clock signal. Additional protection features include configurable soft start, external power supply tracking, thermal shutdown with automatic recovery, and remote shutdown capability.

The LM5005 is available in an 20-pin HTSSOP package with an exposed pad that is soldered to the PCB to achieve a low junction-to-board thermal impedance. To create a custom regulator design, use the LM5005 with [WEBENCH® Power Designer](#).


Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
LM5005	PWP (HTSSOP, 20)	6.50mm × 4.40mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application Circuit



Typical Efficiency, $V_{\text{OUT}} = 5\text{V}$



Table of Contents

1 Features	1	7 Application and Implementation	16
2 Applications	1	7.1 Application Information.....	16
3 Description	1	7.2 Typical Application.....	17
4 Pin Configuration and Functions	3	7.3 Power Supply Recommendations.....	27
5 Specifications	5	7.4 Layout.....	28
5.1 Absolute Maximum Ratings.....	5	8 Device and Documentation Support	33
5.2 ESD Ratings.....	5	8.1 Third-Party Products Disclaimer.....	33
5.3 Recommended Operating Conditions.....	5	8.2 Device Support.....	33
5.4 Thermal Information.....	5	8.3 Documentation Support.....	33
5.5 Electrical Characteristics.....	6	8.4 Receiving Notification of Documentation Updates....	34
5.6 Switching Characteristics.....	7	8.5 Support Resources.....	34
5.7 Typical Characteristics.....	7	8.6 Trademarks.....	34
6 Detailed Description	9	8.7 Electrostatic Discharge Caution.....	34
6.1 Overview.....	9	8.8 Glossary.....	34
6.2 Functional Block Diagram.....	9	9 Revision History	34
6.3 Feature Description.....	9	10 Mechanical, Packaging, and Orderable	
6.4 Device Functional Modes.....	14	Information	35

4 Pin Configuration and Functions




Figure 4-1. PWP Package 20-pin HTSSOP Top View

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
AGND	10	G	Analog ground. Internal reference for the regulator control functions.
BST	20	P	Boost input for bootstrap capacitor. Connect an external capacitor between the BST and SW pins. A 22nF ceramic capacitor is recommended. The capacitor is charged from VCC through an internal bootstrap diode during the off-time of the buck switch when the SW-node voltage is low.
COMP	6	O	Output of the internal error amplifier, the loop compensation network must be connected between this pin and the FB pin.
EP	—	P	Exposed pad. Exposed metal pad on the underside of the device. Connect this pad to the PCB ground plane to assist with heat spreading.
FB	7	I	Feedback signal from the regulated output. This pin is connected to the inverting input of the internal error amplifier. The regulation threshold is 1.225V.
IS	15, 16	P	Current sense. Current measurement connection for the freewheeling Schottky diode. An internal sense resistor and a sample-and-hold circuit sense the diode current near the conclusion of the off-time. This current measurement provides the DC level of the emulated current ramp.
OUT	12	I	Output voltage connection. Connect directly to the regulated output voltage.
PGND	13, 14	G	Power ground. Low-side reference for the integrated PRE switch and the IS current sense resistor.
PRE	19	P	Precharge assist for the bootstrap capacitor. Connect this open-drain output to the SW pins to aid charging the bootstrap capacitor during light-load conditions or in applications where the output may be precharged before the LM5005 is enabled. An internal precharge MOSFET is turned on for 250ns each cycle just prior to the on-time interval of the buck switch.
RAMP	9	I	Ramp control signal. An external capacitor connected between RAMP and AGND pins sets the ramp slope used for emulated peak current-mode control. Recommended capacitance range is 50pF to 2nF.
RT	8	I	Internal oscillator frequency set input. The internal oscillator is set with a single resistor connected between RT and AGND pins. The recommended switching frequency range is 50kHz to 500kHz.
SD	2	I	Shutdown or UVLO input. If the SD pin voltage is below 0.7V, the regulator is in a low power state. If the SD pin voltage is between 0.7V and 1.225V, the regulator is in standby mode. If the SD pin voltage is above 1.225V, the regulator is operational. Use an external voltage divider to set a line undervoltage shutdown threshold. If the SD pin is left open circuit, a 5µA pullup current source configures the regulator as fully operational.
SS	11	I	Soft-start. An external capacitor and an internal 10-µA current source set the ramp rate for the rise of the error amplifier's reference. The SS pin is held low during standby, VCC UVLO and thermal shutdown.
SW	17, 18	P	Switching node. The source terminal of the internal buck switch. Connect the SW pin to the external Schottky diode and to the buck inductor.

Table 4-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
SYNC	5	I/O	Oscillator synchronization input or output. The internal oscillator can be synchronized to an external clock with an external pulldown device. Multiple LM5005 regulators can be synchronized together by connection of their SYNC pins.
VCC	1	I	Output of the bias regulator. VCC tracks VIN up to 9V. Beyond 9V, VCC is regulated to 7V. A 0.1µF to 1µF ceramic decoupling capacitor is required. An external voltage (7.5V to 14V) can be applied to this pin to reduce internal power dissipation.
VIN	3, 4	P	Input supply voltage, nominal operating range: 7V to 75V.

(1) G = ground, I = input, O = output, P = power, I/O = bidirectional

5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

	MIN	MAX	UNIT
VIN to GND		76	V
BST to GND		90	V
PRE to GND		76	V
SW to GND (steady state)	–1.5	76	V
BST to VCC		76	V
VCC to GND		14	V
BST to SW		14	V
OUT to GND	Limited to V _{VIN}		V
SD, SYNC, SS, FB to GND		7	V
Storage temperature	T _{stg}	–65	150
			°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

5.2 ESD Ratings

	VALUE	UNIT
V _(ESD) Electrostatic discharge ⁽³⁾	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750
		V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.
- (3) The human-body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin.

5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
V _{IN} Input voltage	7	75	V
I _{OUT} Output current	0	2.5	A
T _J Operating junction temperature	–40	125	°C

- (1) *Recommended Operating Conditions* are conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see the *Electrical Characteristics*.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM5005	UNIT
		PWP (HTSSOP)	
		20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	35.2	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	17.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	15.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	15.3	°C/W

THERMAL METRIC ⁽¹⁾	LM5005	UNIT
	PWP (HTSSOP)	
	20 PINS	
$R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance	1.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

Typical values correspond to $T_J = 25^\circ\text{C}$, $V_{IN} = 48\text{V}$, $R_T = 32.4\text{k}\Omega$. Minimum and maximum limits apply over -40°C to 125°C junction temperature range unless otherwise stated.⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN ⁽²⁾	TYP	MAX ⁽²⁾	UNIT
STARTUP REGULATOR						
V_{CC} Reg	V_{CC} Regulator Output		6.85	7.15	7.45	V
	V_{CC} LDO Mode turn-off			9		V
	V_{CC} Current Limit	$V_{CC} = 0\text{V}$,		25		mA
VCC SUPPLY						
	V_{CC} UVLO Threshold	V_{CC} Increasing	5.03	5.35	5.67	V
	V_{CC} Undervoltage Hysteresis			0.25		V
	Bias Current (lin)	$FB = 1.3\text{V}$.		2	4.5	mA
	Shutdown Current (lin)	$SD = 0\text{V}$.		48	85	μA
SHUTDOWN THRESHOLDS						
	Shutdown Threshold		0.47	0.7	0.9	V
	Shutdown Hysteresis			0.1		V
	Standby Threshold		1.17	1.225	1.28	V
	Standby Hysteresis			0.1		V
	SD Pull-up Current Source			5		μA
SWITCH CHARACTERISTICS						
	Buck Switch $R_{ds(on)}$			170	340	m Ω
	BOOST UVLO			3.8		V
	BOOST UVLO Hysteresis			0.8		V
	Pre-charge Switch $R_{ds(on)}$			70		Ω
	Pre-charge Switch on-time			265		ns
CURRENT LIMIT						
	Cycle by Cycle Current Limit Delay	$RAMP = 2.5\text{V}$.		75		ns
SOFT-START						
	SS Current Source		7	10	14	μA
OSCILLATOR						
	Frequency1		180	200	220	kHz
	Frequency2	$R_T = 11\text{k}\Omega$.	425	485	545	kHz
	SYNC Source Impedance			11		k Ω
	SYNC Sink Impedance			110		Ω
	SYNC Threshold (falling)			1.4		V
	SYNC Frequency	$R_T = 11\text{k}\Omega$.	550			kHz
	SYNC Pulse Width Minimum		15			ns
RAMP GENERATOR						
	Ramp Current 1	$V_{IN} = 60\text{V}$, $V_{OUT} = 10\text{V}$.	235	275	315	μA
	Ramp Current 1	$V_{IN} = 36\text{V}$, $V_{OUT} = 10\text{V}$.	136	160	184	μA
	Ramp Current 2	$V_{IN} = 10\text{V}$, $V_{OUT} = 10\text{V}$.	18	25	32	μA
PWM COMPARATOR						
	Forced Off-time		416	500	575	ns
	Min On-time			80		ns

Typical values correspond to $T_J = 25^\circ\text{C}$, $V_{IN} = 48\text{V}$, $R_T = 32.4\text{k}\Omega$. Minimum and maximum limits apply over -40°C to 125°C junction temperature range unless otherwise stated.⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN ⁽²⁾	TYP	MAX ⁽²⁾	UNIT
	COMP to PWM Comparator Offset			0.7		V
ERROR AMPLIFIER						
	Feedback Voltage	$V_{fb} = \text{COMP}$	1.207	1.225	1.243	μV
	FB Bias Current			10		nA
	DC Gain			70		dB
	COMP Sink / Source Current		3			mA
	Unity Gain Bandwidth			3		MHz
DIODE SENSE RESISTANCE						
D_{SENSE}				42		m Ω
THERMAL SHUTDOWN						
T_{SD}	Thermal Shutdown Threshold			165		$^\circ\text{C}$
$T_{\text{SD-HYS}}$	Thermal Shutdown hysteresis			25		$^\circ\text{C}$

- (1) The junction temperature (T_J in $^\circ\text{C}$) is calculated from the ambient temperature (T_A in $^\circ\text{C}$) and power dissipation (PD in Watts) as follows: $T_J = T_A + (\text{PD} \times R_{\theta\text{JA}})$ where $R_{\theta\text{JA}}$ (in $^\circ\text{C}/\text{W}$) is the package thermal impedance provided in [Section 5.4](#).
- (2) Minimum and maximum limits are 100% production tested at 25°C . Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Texas Instruments' Average Outgoing Quality Level (AOQL).

5.6 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$T_{\text{ON-MIN}}$	Minimum controllable PWM on-time			80		ns
$T_{\text{OFF-MIN}}$	Forced PWM off-time			500		ns
T_{PRE}	Precharge switch on-time			275		ns

5.7 Typical Characteristics

Unless otherwise specified, $V_{IN} = 48\text{V}$ and $V_{\text{OUT}} = 5\text{V}$ (see [Typical Application](#) for circuit designs).





Figure 5-1. Oscillator Frequency vs R_T



$F_{\text{OSC}} = 200\text{kHz}$

Figure 5-2. Oscillator Frequency vs Temperature




Figure 5-3. Soft-Start Current vs Temperature





 $V_{IN} = 12V$ Figure 5-4. V_{CC} vs I_{CC}  $R_L = 7k\Omega$ Figure 5-5. V_{CC} vs V_{IN}  $A_{VCL} = 101$

Figure 5-6. Error Amplifier Gain and Phase

Figure 5-7. LM5005 Evaluation Board Efficiency vs I_{OUT} and V_{IN}


6 Detailed Description

6.1 Overview

The LM5005 high-voltage switching regulator features all of the functions necessary to implement an efficient high-voltage buck regulator using a minimum of external components. This easy-to-use regulator integrates a 75V N-channel buck switch with an output current capability of 2.5A. The regulator control method is based on current mode control using an emulated current ramp. Peak current mode control provides inherent line feed-forward, cycle-by-cycle current limiting and simple loop compensation. The use of an emulated control ramp reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable processing of small duty cycles necessary in high input voltage applications. The operating frequency is user programmable from 50kHz to 500kHz. An oscillator synchronization pin allows multiple LM5005 regulators to self-synchronize or be synchronized to an external clock. The output voltage can be set at or above 1.225V. Fault protection features include cycle-by-cycle current limiting, thermal shutdown and remote shutdown capability. The device is available in the 20-pin HTSSOP package featuring an exposed pad to aid thermal dissipation.

Section 6.2 shows the functional block diagram and typical applications for LM5005. Use the LM5005 in numerous applications to efficiently step down from an unregulated input voltage. The device is well suited for telecom, industrial, and automotive-power bus voltage ranges.

6.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

6.3 Feature Description

6.3.1 High-Voltage Start-Up Regulator

The LM5005 contains a dual-mode internal high-voltage start-up regulator that provides the VCC bias supply for the PWM controller and bootstrap MOSFET gate driver. Directly connect the VIN pins to the input voltage, as high as 75V. For input voltages below 9V, a low dropout switch connects VCC directly to VIN. In this supply range, VCC is approximately equal to VIN. For input voltages greater than 9V, the low dropout switch is disabled and the VCC regulator is enabled to maintain VCC at approximately 7V. The wide operating range of 7V to 75V is achieved through the use of this dual-mode regulator.

The output of the VCC regulator is current limited to 20mA. Upon power up, the regulator sources current into the capacitor connected to the VCC pin. When the voltage at the VCC pin exceeds the VCC UVLO threshold

of 6.3V and the SD pin is greater than 1.225V, a soft-start sequence begins. Switching continues until VCC falls below 5.3V or the SD pin falls below 1.125V.

Apply an auxiliary supply voltage to the VCC pin to reduce the IC power dissipation. If the auxiliary voltage is greater than 7.3V, the internal regulator essentially shuts off, reducing the IC power dissipation. The VCC regulator series pass transistor includes a diode between VCC and VIN that must not be forward biased in normal operation. Therefore, the auxiliary VCC voltage must never exceed the VIN voltage.

Take extra care in high-voltage applications to establish that the VIN and PRE pin voltages do not exceed the absolute maximum voltage ratings of 76V. During line or load transients, voltage ringing on the input bus that exceeds the [Absolute Maximum Ratings](#) can damage the IC. Careful PC board layout and the use of quality input bypass capacitors placed close to the VIN and PGND pins are essential. See [Layout Guidelines](#) for more detail.




Figure 6-1. VIN and VCC Sequencing

6.3.2 Shutdown and Standby

The LM5005 contains a dual-level shutdown (SD) circuit. When the SD pin voltage is below 0.7V, the regulator is in a low-current shutdown mode. When the SD pin voltage is greater than 0.7V but less than 1.225V, the regulator is in standby mode. In standby mode the VCC regulator is active but MOSFET switching is disabled. When the SD pin voltage exceeds 1.225V, switching is enabled and normal operation begins. An internal 5μA pullup current source configures the regulator to be fully operational if the SD pin is left open.

Use an external voltage divider from VIN to GND to set the operational input range of the regulator. Design the divider so that the voltage at the SD pin is greater than 1.225V when VIN is in the desired operating range. Include the internal 5μA pullup current source in calculations of the external set-point divider. Hysteresis of 0.1V is included for both the shutdown and standby thresholds. Establish that the voltage at the SD pin does not exceed 7V. When using an external divider, clamping the SD pin to limit voltage at high input voltage conditions can be necessary.


6.3.3 Oscillator and Synchronization Capability

The LM5005 oscillator frequency is set by a single external resistor designated R_T connected between the R_T and AGND pins. Place the R_T resistor close to the LM5005 R_T and AGND pins. Calculate the resistance of R_T from [Equation 1](#) to set a desired switching frequency, F_{SW} .

$$R_T[k\Omega] = \frac{7407}{F_{SW}[kHz]} - 4.3 \quad (1)$$

Use the SYNC pin to synchronize the internal oscillator to an external clock. Verify that the external clock signal is of a *higher frequency* than the free-running frequency of the LM5005 set by the R_T resistor. [Figure 6-2](#) shows

a clock circuit with an open-drain output and is the recommended interface to the SYNC pin. Establish that the clock pulse duration is greater than 15ns.



Copyright © 2016, Texas Instruments Incorporated
Figure 6-2. External Clock Synchronization




Figure 6-3. Self-Synchronization of Multiple LM5005 Regulators

Simply connect the SYNC pins together to synchronize multiple LM5005 devices. In this configuration, all of the devices synchronize to the highest frequency device. The diagram in [Figure 6-4](#) illustrates the SYNC input and output features of the LM5005. The internal oscillator circuit drives the SYNC pin with a strong pulldown and weak pullup inverter. When the SYNC pin is pulled low either by the internal oscillator or an external clock, the ramp cycle of the oscillator terminates and a new oscillator cycle begins. Thus, if the SYNC pins of several LM5005 IC connect together, the IC with the highest internal clock frequency pulls the connected SYNC pins low first and terminates the oscillator ramp cycles of the other ICs. The LM5005 with the highest programmed clock frequency serves as the controller and controls the switching frequency of all the devices with lower oscillator frequency.




Figure 6-4. Simplified Oscillator Block Diagram and SYNC I/O Circuit

6.3.4 Error Amplifier and PWM Comparator

The internal high-gain error amplifier generates an error signal proportional to the difference between the regulated output voltage and an internal precision reference of 1.225V. The output of the error amplifier is at the COMP pin, allowing the user to connect loop compensation components, generally a type-II network, from COMP to FB as illustrated in the [Functional Block Diagram](#). This network creates a pole at unity frequency, a

zero, and a noise-attenuating high-frequency pole. The PWM comparator compares the emulated current sense signal from the RAMP generator to the error amplifier's output voltage at the COMP pin.

6.3.5 RAMP Generator

The ramp signal used in the pulse width modulator for current-mode control is typically derived directly from the buck switch current. This switch current corresponds to the positive slope portion of the output inductor current. Using this signal for the PWM ramp simplifies the control loop transfer function to a single pole response and provides inherent input voltage feedforward compensation. The disadvantage of using the buck switch current signal for PWM control is the large leading-edge spike due to circuit parasitics that must be filtered or blanked. Also, the current measurement can introduce significant propagation delays. The filtering, blanking time and propagation delay limit the minimum achievable pulse-width. In applications where the input voltage can be relatively large in comparison to the output voltage, controlling small pulse-widths and duty cycles is necessary for regulation.

The LM5005 uses a unique ramp generator, which does not actually measure the buck switch current but rather reconstructs the current signal. Reconstructing or emulating the inductor current provides a ramp signal to the PWM comparator that is free of leading-edge spikes and measurement or filtering delays. The current reconstruction is comprised of two elements: a sample-and-hold DC level and an emulated current ramp.




Figure 6-5. Emulated Current-Sense Ramp Waveform

The sample-and-hold DC level illustrated in Figure 6-5 is derived from a measurement of the current flowing in the freewheeling Schottky diode. Connect the anode terminal of the freewheeling diode to the LM5005's IS pin. The diode current flows through an internal current sense resistor between the IS and PGND pins. The voltage level across the sense resistor is sampled and held just prior to the onset of the next conduction interval of the buck switch. The diode current sensing and sample-and-hold provide the DC level for the reconstructed current signal. The positive slope inductor current ramp is emulated by an internal voltage-controlled current source and an external capacitor connected between the RAMP and AGND pins. The ramp current source that emulates the inductor current is a function of the input and output voltages given by Equation 2.

$$I_{\text{RAMP}} = 5\mu\text{A} \times [V_{\text{IN}} - V_{\text{OUT}}] + 25\mu\text{A} \quad (2)$$

Proper selection of the RAMP capacitor depends upon the selected output inductance. Select the capacitance of C_{RAMP} using Equation 3.

$$C_{\text{RAMP}} = L_F \times 10^{-5} \quad (3)$$

where

- L_F is the output inductance in Henrys

With this value, the scale factor of the emulated current ramp is approximately equal to the scale factor of the DC level sample-and-hold (0.5V/A). Place the C_{RAMP} capacitor close to the LM5005's RAMP and AGND pins.

For duty cycles greater than 50%, peak current-mode control circuits are subject to subharmonic oscillation. Subharmonic oscillation is normally characterized by observing alternating wide and narrow pulses of the switch-node voltage waveform. Adding a fixed-slope voltage ramp (slope compensation) to the current sense signal prevents this oscillation. The 25µA of offset current provided from the emulated current source adds some fixed slope to the ramp signal. In some high output voltage and high duty cycle applications, additional slope can be required. In these applications, add a pullup resistor between the VCC and RAMP pins to increase the ramp slope compensation.

For $V_{OUT} > 7.5V$, calculate the optimal slope current with [Equation 4](#).

$$I_{OS} = V_{OUT} \times 5\mu A/V \quad (4)$$

For example, at $V_{OUT} = 10V$, $I_{OS} = 50\mu A$.

Install a resistor from the RAMP pin to VCC using [Equation 5](#).

$$R_{RAMP} = \frac{V_{VCC}}{[I_{OS} - 25\mu A]} \quad (5)$$




Figure 6-6. Connection of External Ramp Resistor to VCC when $V_{OUT} > 7.5V$

6.3.6 Current Limit

The LM5005 contains a unique current monitoring scheme for control and overcurrent protection. When set correctly, the emulated current sense signal provides a signal that is proportional to the buck switch current with a scale factor of 0.5V/A. The emulated ramp signal is applied to the current limit comparator. If the emulated ramp signal exceeds 1.75V (3.5A), the present cycle terminates (cycle-by-cycle current limiting). In applications with small output inductance and high input voltage, the switch current can overshoot due to the propagation delay of the current limit comparator. If an overshoot must occur, the diode current sampling circuit detects the excess inductor current during the off-time of the buck switch. If the sample-and-hold DC level exceeds the 1.75V current limit threshold, the buck switch is disabled and skips pulses until the diode current sampling circuit detects that the inductor current is decayed below the current limit threshold. This approach prevents current runaway conditions due to propagation delays or inductor saturation, because the inductor current is forced to decay following any current overshoot.

6.3.7 Soft-Start Capability

The soft-start feature prevents inrush current impacting the LM5005 regulator and the input supply when power is first applied. Output voltage soft-start is achieved by slowly ramping up the target regulation voltage when the device is first enabled or powered up. The internal soft-start current source of 10µA gradually increases the voltage of an external soft-start capacitor connected to the SS pin. The soft-start capacitor voltage is connected to the noninverting input of the error amplifier. Various sequencing and tracking schemes can be implemented using external circuits that limit or clamp the voltage level of the SS pin.

In the event a fault is detected, including overtemperature, VCC UVLO or shutdown, the soft-start capacitor is discharged. When the fault condition is no longer present, a new soft-start sequence commences.

6.3.8 MOSFET Gate Driver

The LM5005 integrates an N-channel high-side MOSFET and associated floating high-voltage gate driver. This gate driver circuit works in conjunction with an internal bootstrap diode and an external bootstrap capacitor. TI recommends using a 22nF ceramic capacitor that is connected with short traces between the BST and SW pins. During the off time of the buck switch, the SW voltage is approximately –0.5V and the bootstrap capacitor is charged from VCC through the internal bootstrap diode. When operating at a high PWM duty cycle, the buck switch is forced off each cycle for 500ns to verify that the bootstrap capacitor is recharged.

Under light-load conditions or when the output voltage is precharged, the SW voltage may not remain low during the off-time of the buck switch. If the inductor current falls to zero and the SW voltage rises, the bootstrap capacitor may not have sufficient voltage to operate the buck switch gate driver. For these applications, connect the PRE pin to the SW pins to precharge the bootstrap capacitor. The internal precharge MOSFET and diode connected between the PRE and PGND pins turns on each cycle for 250ns just prior to the onset of a new switching cycle. If the SW pin is at a normal negative voltage level (continuous conduction mode), then no current flows through the precharge MOSFET and diode.

6.4 Device Functional Modes

6.4.1 Shutdown Mode

The SD pin provides ON and OFF control for the LM5005. When V_{SD} is below approximately 0.6V, the device is in shutdown mode. Both the internal LDO and the switching regulator are off. The quiescent current in shutdown mode drops to 60µA at $V_{IN} = 48V$. The LM5005 also employs VCC bias rail undervoltage protection. If the VCC bias supply voltage is below its UV threshold, the regulator remains off.

6.4.2 Standby Mode

The bias supply subregulator has a lower enable threshold than the regulator itself. When V_{SD} is above 0.6V and below the standby threshold (1.225V typically), the VCC supply is on and regulating. Switching action and output voltage regulation are not enabled until V_{SD} rises above the standby threshold.

6.4.3 Light-Load Operation

The LM5005 maintains high efficiency when operating at light loads. Whenever the load current is reduced to a level less than half the peak-to-peak inductor ripple current, the device enters discontinuous conduction mode (DCM). Calculate the critical conduction boundary using [Equation 6](#).

$$I_{\text{BOUNDARY}} = \frac{\Delta I_L}{2} = \frac{V_{\text{OUT}} \times (1 - D)}{2 \times L_F \times F_{\text{SW}}} \quad (6)$$

When the inductor current reaches zero, the SW node becomes high impedance. Resonant ringing occurs at SW as a result of the LC tank circuit formed by the buck inductor and the parasitic capacitance at the SW node. At light loads, typically below 100mA, several pulses CAN be skipped in between switching cycles, effectively reducing the switching frequency and further improving light-load efficiency.

6.4.4 Thermal Shutdown Protection

Internal thermal shutdown circuitry is provided to protect the regulator in the event that the maximum junction temperature is exceeded. When activated, typically at 165°C, the regulator is forced into a low power reset state, disabling the output driver and the bias regulator. This feature is provided to prevent catastrophic failures from accidental device overheating.

7 Application and Implementation

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 Reducing Bias Power Dissipation


The LM5005 is a wide input voltage range buck regulator with a maximum output current of 2.5A. In general, buck regulators operating at high input voltage can dissipate a significant amount of bias power. The VCC regulator must step-down the input voltage to a nominal V_{CC} level of 7V. A large voltage drop across the VCC regulator implies a large power dissipation in the LM5005. There are several techniques that can significantly reduce this bias regulator power dissipation.

Figure 7-1 and Figure 7-2 depict two methods to bias the IC from the output voltage. In each case the internal VCC regulator is used to initially bias the VCC rail. After the output voltage is established, the voltage at VCC is raised above the nominal 7V regulation level, which effectively disables the internal VCC regulator. The voltage applied to the VCC pin must never exceed 14V. The voltage at the VCC pin must not exceed the input voltage, V_{IN} .



Copyright © 2016, Texas Instruments Incorporated

Figure 7-1. VCC Bias From the Output Voltage for $8V < V_{OUT} < 14V$




Copyright © 2016, Texas Instruments Incorporated

Figure 7-2. VCC Bias Using an Additional Winding on the Buck Inductor

Given the increased gate drive capability with a higher VCC voltage, use a resistor R_{BST} of 5Ω to 10Ω in series with the bootstrap capacitor to reduce the turnon speed of the power MOSFET and curtail SW node voltage overshoot and ringing.

7.1.2 Input Voltage UVLO Protection

The SD input supports adjustable input voltage undervoltage lockout (UVLO) with hysteresis for application specific power-up and power-down requirements. SD connects to a comparator-based input referenced to a 1.225V band-gap voltage with 100mV hysteresis. Use an external logic signal to drive the SD input to toggle the output ON and OFF and for system sequencing or protection.



Copyright © 2016, Texas Instruments Incorporated

Figure 7-3. Programmable Input Voltage UVLO With Hysteresis

If the SD pin is not used, leave the pin as open circuit as the pin is pulled high by an internal 5μA current source. This allows self-start-up of the LM5005 when VCC is within its valid operating range above its UVLO threshold. However, [Figure 7-3](#) shows that many applications benefit from using a resistor divider R_{UV1} and R_{UV2} to establish a precision input voltage UVLO level.

V_{IN(on)} functions as the input voltage turnon threshold and V_{IN(off)} functions as the input voltage thresholds. Select the UVLO resistors using [Equation 7](#) and [Equation 8](#).

$$R_{UV1} = \frac{V_{IN[off]} \times \frac{1.225V}{1.125V} - V_{IN[on]}}{5\mu A} \quad (7)$$


$$R_{UV2} = R_{UV1} \times \frac{1.225V}{V_{IN[on]} - 1.225V + 5\mu A \times R_{UV1}} \quad (8)$$

An optional capacitor C_{UV} in parallel with R_{UV2} provides filtering for the divider. If the input UVLO level is set at a low input voltage, it is possible that the maximum SD pin voltage of 7V could be exceeded at the higher end of the input voltage operating range. In this case, use a small 6.2V Zener diode clamp from SD to AGND so that the maximum SD operating voltage is never exceeded.

7.2 Typical Application

The following design procedure assists with component selection for the LM5005. Alternately, the [WEBENCH Design Tool](#) is available to generate a complete design. With access to a comprehensive component database, this online tool uses an iterative design procedure to create an optimized design, allowing the user to experiment with various design options.

The schematic diagram of a 5V, 2.5A regulator with an input voltage range is 7V to 75V is given in [Figure 7-4](#). The free-running switching frequency (with the SYNC pin open circuit) is 300kHz. In terms of control loop performance, the target loop crossover frequency is 20kHz with a phase margin in excess of 55°.



Copyright © 2016, Texas Instruments Incorporated

Figure 7-4. LM5005 Circuit Schematic

7.2.1 Design Requirements

An example of the step-by-step procedure to generate power stage and compensation component values using the typical application setup of [Figure 7-4](#) is given below.

The circuit shown in [Figure 7-4](#) is configured for the following specifications:

- $V_{IN} = 7V$ to $75V$
- $V_{OUT} = 5V$
- $I_{OUT(max)} = 2.5A$
- $F_{SW} = 300kHz$
- Minimum load current for CCM = 250mA
- Line regulation < 1%
- Load regulation < 0.1%

[Table 7-1](#) lists the Bill of Materials for this design.

7.2.2 Detailed Design Procedure

7.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the **LM5005** device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer gives a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

7.2.2.2 Frequency Set Resistor (R_T)

Resistor R_T sets the switching frequency. Generally, higher frequency applications are smaller but have higher losses. A switching frequency of 300kHz is selected in this example as a reasonable compromise for small solution size and high efficiency. Calculate the resistance of R_T for a 300kHz switching frequency with [Equation 1](#).

Choose the nearest standard resistor value of 20.5k Ω for R_T .

7.2.2.3 Inductor (L_F)

The inductance is based on:

- Switching frequency
- Load current
- Inductor ripple current
- Minimum input voltage designated as $V_{IN(min)}$
- Maximum input voltages designated as $V_{IN(max)}$




Figure 7-5. Inductor Current Waveform

To keep the converter operating in CCM, verify that the maximum inductor ripple current ΔI_L is less than twice the minimum load current, or 0.5A peak-to-peak. Using this value of ripple current, calculate the inductance using [Equation 9](#).

$$L_F = \frac{V_{OUT} \times [V_{IN(max)} - V_{OUT}]}{\Delta I_L \times F_{SW} \times V_{IN(max)}} = \frac{5V \times [75V - 5V]}{0.5A \times 300kHz \times 75V} = 31\mu H \quad (9)$$

Use the nearest standard value of 33 μ H. An alternative method is to choose an inductance that gives an inductor ripple current of 30% to 50% of the rated full load current at the nominal input voltage.

Note that the inductor must be rated for the peak inductor current, denoted as I_{PEAK} in [Figure 7-5](#), to prevent saturation. During normal loading conditions, the peak inductor current corresponds to maximum load current plus half the maximum peak-to-peak ripple current. The peak inductor current during an overload condition is limited to 3.5A nominal (4.25A maximum). The selected inductor in this design example (see [Table 7-1](#)) has a conservative 6.2A saturation current rating. The saturation current is defined by this inductor manufacturer as the current required for the inductance to reduce by 30% at 20°C.

7.2.2.4 Ramp Capacitor (C_{RAMP})

With the inductor selected, calculate the value of C_{RAMP} necessary for the emulation ramp circuit using [Equation 10](#).

$$C_{RAMP}[pF] = 10 \times L_F[\mu H] \quad (10)$$

When L_F is 33 μ H, the recommended C_{RAMP} is 330pF. Use a capacitor with NP0 or C0G dielectric.

7.2.2.5 Output Capacitors (C_{OUT})

The output capacitor filters the inductor ripple current and provides a source of charge for transient load conditions. Use a wide range of output capacitors with the LM5005 to provide various advantages. The best performance is typically obtained using ceramic or polymer electrolytic type components. Typical trade-offs are that the ceramic capacitor provides extremely low ESR to reduce the output ripple voltage and noise spikes, while electrolytic capacitors provide a large bulk capacitance in a small volume for transient loading conditions.

When selecting an output capacitor, the two performance characteristics to consider are the output voltage ripple and load transient response. Approximate the output voltage ripple using [Equation 11](#).

$$\Delta V_{OUT} = \Delta I_L \sqrt{R_{ESR}^2 + \left[\frac{1}{8 \times F_{SW} \times C_{OUT}} \right]^2} \quad (11)$$

where

- ΔV_{OUT} = peak-to-peak output voltage ripple
- R_{ESR} = effective series resistance (ESR) of the output capacitor
- F_{SW} = switching frequency
- C_{OUT} = effective output capacitance

The amount of output voltage ripple is application specific. A general recommendation is to keep the output ripple less than 1% of the rated output voltage.

Sometimes capacitors are preferred because capacitors have low ESR. However, depending on package and voltage rating of the capacitor, the effective in-circuit capacitance can drop significantly with applied voltage. The output capacitor selection also affects the output voltage droop during a load transient. The peak deviation of the output voltage during a load transient is dependent on many factors. [Equation 12](#) calculates an approximation of the transient dip ignoring loop bandwidth.

$$V_{DROOP} = \Delta I_{OUT-STEP} \times R_{ESR} + \frac{L_F \times \Delta I_{OUT-STEP}^2}{C_{OUT} \times [V_{IN} - V_{OUT}]} \quad (12)$$

where

- C_{OUT} = minimum required output capacitance
- L_F = buck filter inductance
- V_{DROOP} = output voltage deviation ignoring loop bandwidth considerations
- $\Delta I_{OUT-STEP}$ = load step change
- R_{ESR} = output capacitor ESR
- V_{IN} = input voltage
- V_{OUT} = output voltage setpoint

A 22μF, 16V ceramic capacitor with X7R dielectric and 1210 footprint and a 150μF, 6.3V polymer electrolytic capacitor are selected here based on a review of the tolerance and voltage coefficient of each capacitor to meet output ripple specification. The ceramic capacitor provides ultra-low ESR to reduce the output ripple voltage and noise spikes, while the electrolytic capacitor provides a large bulk capacitance in a small volume for transient loading conditions.

7.2.2.6 Schottky Diode (D_F)

A Schottky-type freewheeling diode is required for all LM5005 applications. Select the reverse breakdown of the diode rating for the maximum V_{IN} plus some safety margin. Ultra-fast diodes are not recommended and can result in damage to the regulator due to reverse recovery current transients. The near ideal reverse recovery characteristics and low forward voltage drop of a Schottky diode are particularly important diode characteristics for high input voltage and low output voltage applications common to the LM5005.

The reverse recovery characteristic determines how long the current surge lasts each cycle when the buck switch is turned on. The benign reverse recovery characteristics of a Schottky diode minimizes the peak

instantaneous power in the buck switch occurring during turnon each cycle, and the resulting switching losses of the buck switch are significantly reduced.

The forward voltage drop of the diode has a significant impact on the conversion efficiency, especially for applications with a low output voltage. Rated current for diodes vary widely from various manufactures. The worst case is to assume a short-circuit load condition. In this case the diode conducts the output current almost continuously. For the LM5005 this current can be as high as 3.5A. Assuming a worst-case 1V drop across the diode, the maximum diode power dissipation can be as high as 3.5W. For this design example, a 100V, 6A Schottky in a DPAK package is selected.

7.2.2.7 Input Capacitors (C_{IN})

The regulator supply voltage has a large source impedance at the switching frequency. Good quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the switch current during the on-time. When the buck switch turns on, the current into the VIN pins steps to the lower peak of the inductor current waveform, ramps up to the peak value, then drops to zero at turnoff. The average current into VIN during the on-time is the load current. The input capacitance must be selected for RMS current rating and minimum ripple voltage. A good approximation for the required ripple current rating necessary is [Equation 13](#)

$$I_{RMS} > I_{OUT} \div 2 \quad (13)$$

Select ceramic capacitors with a low ESR for the input filter. To allow for capacitor tolerances and voltage derating effects, use two 2.2μF, 100V ceramic capacitors. If step input voltage transients are expected near the maximum rating of the LM5005, a careful evaluation of ringing and possible spikes at the VIN pin is required. An additional damping network, snubber circuit or input voltage clamp can be required in cases where step input voltage transients are expected near the maximum rating of the LM5005.

7.2.2.8 VCC Capacitor (C_{VCC})

The capacitor at the VCC pin provides noise filtering and stability for the VCC regulator. The recommended value of C_{VCC} is 0.47μF and must be a low-ESR ceramic capacitor of X7R dielectric rated for at least 16V.

7.2.2.9 Bootstrap Capacitor (C_{BST})

The bootstrap capacitor connected between the BST and SW pins supplies the gate current to charge the buck switch gate at turnon. The recommended value of C_{BST} is 22nF. Choose a low ESR ceramic capacitor with X7R dielectric rated for at least 16V.

7.2.2.10 Soft Start Capacitor (C_{SS})

The capacitor connected to the SS pin determines the soft-start time, or the time for the reference voltage and the output voltage to reach their final regulated values. If t_{SS} is the required soft-start time, calculate the soft-start capacitance using [Equation 14](#) or more simply with [Equation 15](#).

$$C_{SS} = \frac{t_{SS} \times I_{SS}}{V_{REF}} = \frac{t_{SS} \times 10\mu A}{1.225V} \quad (14)$$

$$C_{SS}[nF] = 8.16 \times t_{SS}[ms] \quad (15)$$

Choose a C_{SS} of 10nF corresponding to a soft-start time of 1.2ms for this application.

7.2.2.11 Feedback Resistors (R_{FB1} and R_{FB2})

Resistors R_{FB1} and R_{FB2} establish the output voltage setpoint. Based on a selected value for the lower feedback resistor R_{FB2} , calculate the upper feedback resistor R_{FB1} from [Equation 16](#).

$$R_{FB1} = \frac{V_{OUT} - 1.225V}{1.225V} \times R_{FB2} \quad (16)$$

In general, a good starting point for R_{FB2} is in the range from 1kΩ to 10kΩ. A resistance of 5.11kΩ is selected for R_{FB1} and a resistance of 1.65kΩ is selected for R_{FB2} to achieve a 5V output setpoint for this design example.

7.2.2.12 RC Snubber (R_S and C_S)

A snubber network across the power diode reduces ringing and spikes at the switching node. Excessive ringing and spikes can cause erratic operation and couple spikes and noise to the output. Ultimately, excessive spikes beyond the rating of the LM5005 or the freewheeling diode can damage devices. Selecting the values for the snubber is best accomplished through empirical methods. First, make sure the lead lengths for the snubber connections are short. For the current levels typical of the LM5005 converter, a snubber resistance R_S from 2Ω to 10Ω is adequate. Increasing the value of the snubber capacitor results in more damping but higher losses. Select a minimum value of C_S that provides adequate damping of the SW voltage waveform at full load. See [PCB Layout for EMI Reduction](#) for more details.

7.2.2.13 Compensation Components (R_{C1} , C_{C1} , C_{C2})

These components configure the error amplifier gain characteristics to accomplish a stable overall loop gain. One advantage of current-mode control is the ability to close the loop with only two feedback components, R_{C1} and C_{C1} . The overall loop gain is the product of the modulator gain and the error amplifier gain. The DC modulator gain of the LM5005 is calculated with [Equation 17](#).

$$\text{GAIN}_{\text{MOD} - \text{DC}} = G_m[\text{MOD}] \times R_{\text{LOAD}} = 2 \times R_{\text{LOAD}} \quad (17)$$

The dominant low-frequency pole of the modulator is determined by the load resistance, R_{LOAD} , and the output capacitance, C_{OUT} . Calculate the corner frequency of this pole with [Equation 18](#).

$$f_{p[\text{MOD}]} = \frac{1}{2\pi \times R_{\text{LOAD}} \times C_{\text{OUT}}} \quad (18)$$

For $R_{\text{LOAD}} = 5\Omega$ and $C_{\text{OUT}} = 177 \mu\text{F}$, then $f_{p(\text{MOD})} = 180\text{Hz}$

$$\text{GAIN}_{\text{MOD} - \text{DC}} = 2\text{A/V} \times 5\Omega = 10 = 20\text{dB} \quad (19)$$

For this design example given $R_{\text{LOAD}} = 5\Omega$ and $C_{\text{OUT}} = 177 \mu\text{F}$, [Figure 7-6](#) shows the experimentally measured modulator gain versus frequency characteristic.




Figure 7-6. PWM Modulator Gain and Phase Plot

Components R_{C1} and C_{C1} configure the error amplifier as a Type-II configuration, giving a pole at the origin and a zero at:

$$f_z = 1 \div [2\pi R_{C1} C_{C1}] \quad (20)$$

The error amplifier zero cancels the modulator pole leaving a single pole response at the crossover frequency of the loop gain. A single pole response at the crossover frequency yields a stable loop with 90° of phase margin.

For the design example, select a target loop bandwidth (crossover frequency) of 20kHz. Place the compensator zero frequency, f_z , an order of magnitude less than the target crossover frequency. This constrains the product of R_{C1} and C_{C1} for a desired compensation network zero frequency to be less than 2kHz. Increasing R_{C1} while proportionally decreasing C_{C1} increases the error amp gain. Conversely, decreasing R_{C1} while proportionally increasing C_{C1} , decreases the error amp gain. Select R_{C1} of 49.9kΩ and C_{C1} of 10nF. These values configure the compensation network zero at 320Hz. The compensator gain at frequencies greater than f_z is R_{C1} / R_{FB1} , which is approximately 20dB.

Figure 7-7 shows the compensator bode plot. The overall loop is predicted as the sum (in dB) of the modulator gain and the compensator gain as shown in Figure 7-8.




Figure 7-7. Compensator Gain and Phase Plot




Figure 7-8. Overall Loop Gain and Phase Plot

If a network analyzer is available, measure the modulator gain and configure the compensator gain for the desired loop transfer function. If a network analyzer is not available, design the compensation components of the error amplifier using the guidelines provided. Perform step-load transient tests to verify acceptable performance. The step load goal is minimum overshoot with a damped response. Add a capacitor C_{C2} to the compensation network to decrease noise susceptibility of the error amplifier. Verify that the value of C_{C2} is sufficiently small, because the addition of this capacitor adds a pole in the compensator transfer function. Verify that the pole is well beyond the loop crossover frequency. A good approximation of the location of the pole added by C_{C2} is Equation 21.

$$f_{p2} = f_z \times C_{C1} \div C_{C2} \quad (21)$$

An alternative method to decrease the error amplifier noise susceptibility is to connect a capacitor from COMP to AGND. When using this method, establish that the capacitance of C_{C2} does not exceed 100pF.

7.2.2.14 Bill of Materials

Table 7-1 lists the bill of materials for the design example.

Table 7-1. LM5005 Buck Regulator Bill of Materials, $V_{OUT} = 5V$, $I_{OUT} = 2.5A$

REF DES	DESCRIPTION	VENDOR ⁽¹⁾	PART NUMBER	QUANTITY
C _{IN1} , C _{IN2}	CAPACITOR, CER, 2.2 μF , 100V, X7R, 1210	TDK	C3225X7R2A225M	2
C _{OUT1}	CAPACITOR, SP, 150 μF , 6.3V, 12m Ω	Panasonic	EEFHE0J151R	1
C _{OUT2}	CAPACITOR, CER, 22 μF , 16V, X7R, 1210	TDK	C3225X7R1C226M	1
C _S	CAPACITOR, CER, 330pF, 100V, 0603	Kemet	C0603C331G1GAC	1
C _{C1} , C _{SS}	CAPACITOR, CER, 10nF, 100V, 0603	TDK	C1608X7R2A103K	2
C _{BST}	CAPACITOR, CER, 22nF, 100V, 0603	TDK	C1608X7R2A223K	1
C _{VCC}	CAPACITOR, CER, 0.47 μF , 16V, 0604	TDK	C1608X7R1C474M	1
C _{RAMP}	CAPACITOR, CER, 330pF, 100V, 0603	Kemet	C0603C331G1GAC	1
D _F	DIODE, 100V, 6A, Schottky, DPAK	Central Semi	CSHD6-100C	1
	DIODE, 100V, 6A, Schottky (alternative)	IR	6CWQ10FN	
L _F	INDUCTOR, 33 μH , I _{SAT} 6.22A, DCR 60m Ω	Coiltronics/Eaton	DR127-330-R	1
R _T	RESISTOR, 20.5k Ω , 0603	Vishay Dale	CRCW06032052F	1
R _{C1}	RESISTOR, 49.9k Ω , 0603	Vishay Dale	CRCW06034992F	1
R _{FB1}	RESISTOR, 5.11k Ω , 0603	Vishay Dale	CRCW06035111F	1
R _{FB2}	RESISTOR, 1.65k Ω , 0603	Vishay Dale	CRCW06031651F	1
R _S	RESISTOR, 10 Ω , 1W, 1206	Vishay Dale	CRCW1206100J	1
U ₁	Wide VIN Regulator, 75V, 2.5A	Texas Instruments	LM5005	1

(1) See [Third-Party Products Disclaimer](#).

7.2.3 Application Curves

Converter efficiency and performance waveforms are shown from Figure 7-9 to Figure 7-19. Unless indicated otherwise, all waveforms are taken at $V_{IN} = 48V$.




Figure 7-9. Typical Efficiency vs Input Voltage and Output Current, 5V Output




Figure 7-10. Output Voltage Ripple, 2.5A Load




Figure 7-11. SW Node Voltage, 2.5A Load




Figure 7-12. SW Node Voltage, 0.1A Load




Figure 7-13. Start-Up Using SD Pin, 2.5A Resistive Load




Figure 7-14. Shutdown Using SD Pin, 2.5A Resistive Load





Figure 7-15. Start-Up Using SD Pin, Pre-biased Output

Figure 7-16. Start-Up by Applying V_{IN} , 2.5A Resistive Load




Figure 7-17. Load Transient Response, 0.1A to 2.5A Load




Figure 7-18. Load Transient Response, 1.25A to 2.5A Load




Figure 7-19. Line Transient, 12V to 60V, 2.5A Load




Figure 7-20. SYNC IN Operation at 350kHz

7.3 Power Supply Recommendations

The LM5005 converter is designed to operate from a wide input voltage range from 7V to 75V. The characteristics of the input supply must be compatible with the [Absolute Maximum Ratings](#) and [Recommended Operating Conditions](#). In addition, establish that the input supply is capable of delivering the required input current to the fully-loaded regulator. Estimate the average input current with [Equation 22](#).

$$I_{IN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \quad (22)$$

where

- η is the efficiency

If the converter is connected to an input supply through long wires or PCB traces with large impedance, special care is required to achieve stable performance. The parasitic inductance and resistance of the input cables can have an adverse affect on converter operation. The parasitic inductance in combination with the low ESR ceramic input capacitors form an under-damped resonant circuit. This circuit can cause overvoltage transients at VIN each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. If the regulator is operating close to the minimum input voltage, this dip can cause

false UVLO fault triggering and a system reset. The best way to solve such issues is to reduce the distance from the input supply to the regulator and use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitors helps to damp the input resonant circuit and reduce any voltage overshoots. A capacitance in the range of 10 μ F to 47 μ F is typically sufficient to provide input damping and helps to hold the input voltage steady during large load transients.

An EMI input filter is often used in front of the regulator that, unless carefully designed, can lead to instability as well as some of the effects mentioned above. The [AN-2162 Simple Success with Conducted EMI for DC-DC Converters user's guide](#) provides helpful suggestions for designing an input filter for any switching regulator.

7.4 Layout

7.4.1 Layout Guidelines

PC board layout is an important and critical part of any DC-DC converter design. The performance of any switching converter depends as much upon the layout of the PCB as the component selection. Poor layout disrupts the performance of a switching converter and surrounding circuitry by contributing:

- EMI
- Ground bounce
- Conduction loss in the traces
- Thermal problems

Erroneous signals can reach the DC-DC converter, possibly resulting in poor regulation or instability. There are several paths that conduct high slew-rate currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise and EMI or degrade the power-supply performance.

The following guidelines serve to help users to design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

1. In a buck regulator there are two critical current conduction loops. The first loop starts from the input capacitors to the LM5005 VIN pins, to the SW pin, to the inductor and then out to the load. The second loop starts from the output capacitors return terminals, to the LM5005 PGND pins, to the IS pins, to the freewheeling diode anode, to the inductor and then out to the load. Minimizing the effective area of these two loops reduces the stray inductance and minimizes noise and possible erratic operation.
2. Place the input capacitors close to the LM5005 VIN pins and exposed pad that connects to the PGND pins. Place the inductor as close as possible to the SW pins and output capacitors. As described further in [PCB Layout for EMI Reduction](#), the placement serves to minimize the area of switching current loops and reduce the resistive loss of the high current path. An excellent choice is to use a ground plane on the top layer that connects the PGND pins, the exposed pad of the device, and the return terminals of the input and output capacitors. For more details, see the board layout detailed in the [AN-1748 LM5005 Evaluation Board user's guide](#).
3. Minimize the copper area of the switch node. Route the two SW pins on a single top-layer plane to the inductor terminal using a wide trace to minimize conduction loss. The inductor can be placed on the bottom side of the PCB relative to the LM5005, but take care to avoid any coupling of the inductors magnetic field to sensitive feedback or compensation traces.
4. Use a solid ground plane on layer two of the PCB, particularly underneath the LM5005 and power stage components. This plane functions as a noise shield and also as a heat dissipation path.
5. Make input and output power bus connections as wide and short as possible to reduce voltage drops on the input and output of the converter and to improve efficiency. Use copper planes on top to connect the multiple VIN pins and PGND pins together.
6. Provide enough PCB area for proper heat-sinking. As stated in [Thermal Design](#), use enough copper area to provide a low $R_{\theta JA}$ commensurate with the maximum load current and ambient temperature. Make the top and bottom PCB layers with two ounce copper thickness and no less than one ounce. Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers as recommended, connect these thermal vias to the inner layer heat-spreading ground planes.

7. Route the sense trace from the VOUT point of regulation to the feedback resistors away from the SW pins and inductor to avoid contaminating this feedback signal with switching noise. This routing is most important when high resistances are used to set the output voltage. Routing the feedback trace on a different layer than the inductor and SW node trace is recommended such that a ground plane exists between the sense trace and inductor or SW node polygon to provide further cancellation of EMI on the feedback trace.
8. If voltage accuracy at the load is important, confirm that the feedback voltage sense is made directly at the load terminals. Doing so corrects for voltage drops in the PCB planes and traces and provides excellent output voltage set-point accuracy and load regulation. Place the feedback resistor divider closer to the FB pin, rather than close to the load, because the FB node is the input to the error amplifier and is thus noise sensitive.
9. COMP is a also noise-sensitive node. Place the compensation components as close as possible to the FB and COMP pins.
10. Place the components for R_T , C_{SS} , C_{RAMP} and C_{VCC} close to the respective pins. Connect all of the signal components ground return connections directly to the LM5005's AGND pin. Connect the AGND and PGND pins together at the LM5005's exposed pad using the topside copper area covering the entire underside of the device. Connect several vias within this underside copper area to the PCB internal ground plane.
11. See [Related Documentation](#) for additional important guidelines.

7.4.1.1 PCB Layout for EMI Reduction

Radiated EMI generated by high slew-rate current edges relates to pulsating currents in switching converters. The larger area covered by the path of a pulsing current, the more electromagnetic emission is generated. The key to reducing radiated EMI is to identify the pulsing current path and minimize the area of that path.

The important high-frequency switching power loop (or *hot loop*) of the LM5005 power stage is denoted in blue in [Figure 7-21](#). The topological architecture of a buck converter means that particularly high di/dt current exists in this loop as current commutates between the externally-connected Schottky diode and the integrated high-side MOSFET during switching transitions. It is mandatory to minimize this effective loop area, with an eye to reducing the layout-induced parasitic or stray inductances that cause excessive SW voltage overshoot and ringing, noise and ground bounce.

In general, MOSFET switching behavior and the consequences for waveform ringing, power dissipation, device stress and EMI correlate with the parasitic inductances of the power loop. As such, the cumulative benefits of reducing the switching loop area are increased reliability and robustness owing to lower power MOSFET voltage and current stress, increased margin for input voltage transients, and easier EMI filtering (particularly in the more challenging high-frequency band above 30MHz).




Figure 7-21. LM5005 Power Stage Circuit Switching Loops

High-frequency ceramic bypass capacitors at the input side provide the primary path for the high di/dt components of the pulsing current. Position low-ESL ceramic bypass capacitors with low-inductance, short trace routes to the VIN and PGND pins. Keep the SW trace connecting to the inductor as short as possible, and just wide enough to carry the load current without excessive heating. Use short, thick traces or copper polygon pours (shapes) for current conduction paths to minimize parasitic resistance. Place the output capacitors close to the VOUT side of the inductor and route the return connection using GND plane copper back to the PGND pins and the exposed pad of the LM5005.

7.4.1.2 Thermal Design

As with any power conversion device, the LM5005 dissipates internal power while operating. The effect of the power dissipation is to raise the internal junction temperature of the LM5005 above ambient. The junction temperature (T_J) is a function of the ambient temperature (T_A), the power dissipation (P_D) and the effective thermal resistance of the device and PCB combination ($R_{\theta JA}$). The maximum operating junction temperature for the LM5005 is 125°C, thus establishing a limit on the maximum device power dissipation and therefore the load current at high ambient temperatures. Equation 23 and Equation 24 show the relationships between these parameters.

$$P_D = P_{OUT} \times \left[\frac{1-\eta}{\eta} \right] - V_F \times I_{OUT} \times [1-D] - I_{OUT}^2 \times R_{DCR} \times 1.5 \quad (23)$$

$$T_J = P_D \times \theta_{JA} + T_A \quad (24)$$

An approximation for the inductor power loss in Equation 23 includes a factor of 1.5 for the core losses. Also, if a snubber is used, estimate the power loss by observation of the resistor voltage drop at both turnon and turnoff switching transitions.

High ambient temperatures and large values of $R_{\theta JA}$ reduce the maximum available output current. If the junction temperature exceeds 165°C, the LM5005 cycles in and out of thermal shutdown. Thermal shutdown can be a sign of inadequate heat-sinking or excessive power dissipation. Improve PCB heat-sinking by using more thermal vias, a larger board, or additional heat-spreading layers within that board.

As stated in the [Semiconductor and IC Package Thermal Metrics application note](#), the values given in [Thermal Information](#) are not always valid for design purposes to estimate the thermal performance of the application.

The values reported in this table are measured under a specific set of conditions that are seldom obtained in an actual application. The effective $R_{\theta JA}$ is a critical parameter and depends on many factors (such as power dissipation, air temperature, PCB area, copper heat-sink area, number of thermal vias under the package, air flow, and adjacent component placement). The exposed pad of the LM5005 has a direct thermal connection to PGND. This pad must be soldered directly to the PCB copper ground plane to provide an effective heat-sink and proper electrical connection. Use the documents listed in [Documentation Support](#) as a guide for optimized thermal PCB design and estimating $R_{\theta JA}$ for a given application environment.

7.4.1.3 Ground Plane Design

As mentioned previously, using one of the inner PCB layers as a solid ground plane is recommended. A ground plane offers shielding for sensitive circuits and traces and also provides a quiet reference potential for the control circuitry. Connect the PGND pins to the system ground plane using an array of vias under the LM5005's exposed pad. Also connect the PGND pins directly to the return terminals of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce because of load current variations. The power traces for PGND, VIN, and SW can be restricted to one side of the ground plane. The other side of the ground plane contains much less noise and is ideal for sensitive analog trace routes.

7.4.2 Layout Example




Figure 7-22. Component Side




Figure 7-23. Solder Side (Viewed From Top)




Figure 7-24. Silkscreen

8 Device and Documentation Support

8.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

8.2 Device Support

8.2.1 Development Support

For development support see the following:

- For TI's reference design library, visit [TI Designs](#)
- For TI's WEBENCH Design Environments, visit [WEBENCH Design Center](#)

8.2.1.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the **LM5005** device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer gives a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.3 Documentation Support

8.3.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [AN-1748 LM5005 Evaluation Board EVM user's guide](#)
- Texas Instruments, [Buck Regulator Topologies for Wide Input/Output Voltage Differentials](#) marketing white paper
- Texas Instruments, [Valuing Wide \$V_{IN}\$, Low EMI Synchronous Buck Circuits for Cost-Driven, Demanding Applications](#) marketing white paper
- Texas Instruments, [Wide \$V_{IN}\$ Power Management ICs Simplify Design, Reduce BOM Cost, and Enhance Reliability](#) marketing white paper

8.3.1.1 PCB Layout Resources

- Texas Instruments, [AN-1149 Layout Guidelines for Switching Power Supplies](#) application note
- Texas Instruments, [AN-1229 SIMPLE SWITCHER® PCB Layout Guidelines](#) application note
- Texas Instruments, [AN-2162 Simple Success With Conducted EMI From DC-DC Converters](#) application note
- Texas Instruments, [Constructing Your Power Supply – Layout Considerations](#) seminar
- Texas Instruments, [Low Radiated EMI Layout Made SIMPLE with LM4360x and LM4600x](#) application note
- Texas Instruments, [Reduce Buck-Converter EMI and Voltage Stress by Minimizing Inductive Parasitics](#) analog design journal

8.3.1.2 Thermal Design Resources

- Texas Instruments, [AN-1520A Guide to Board Layout for Best Thermal Resistance for Exposed Packages application note](#)
- Texas Instruments, [AN-2020 Thermal Design By Insight, Not Hindsight application note](#)
- Texas Instruments, [PowerPAD™ Made Easy application brief](#)
- Texas Instruments, [PowerPAD™ Thermally Enhanced Package application note](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics application note](#)
- Texas Instruments, [Thermal Design Made Simple with LM43603 and LM43602 application note](#)
- Texas Instruments, [Using New Thermal Metrics application note](#)

8.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.5 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.6 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

WEBENCH® and SIMPLE SWITCHER® are registered trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

8.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.8 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (November 2016) to Revision F (December 2025)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Changed legacy terminology throughout document from: master to: controller and from: slave to: peripheral.	1
• Updated V_{CC} Current limit from: 20mA to: 25mA.....	6
• Updated V_{CC} UVLO threshold from: 6.35V to: 5.35V.....	6
• Updated V_{CC} Undervoltage Hysteresis from: 1V to: 0.25V.....	6
• Added typical Bias current, I_{IN} current information.....	6
• Updated bias current I_{IN} maximum current from: 5mA to: 4.5mA.....	6
• Updated typical shutdown current from: 60μA to: 48μA.....	6
• Updated maximum shutdown current from: 100μA to: 85μA.....	6
• Added Pre-charge Switch on time parameter.....	6
• Updated Buck Switch R_{ds_on} from: 160mΩ to: 170mΩ.....	6
• Updated BOOST UVLO Hysteresis from: 0.56V to: 0.8V.....	6

- Updated cycle by cycle current limit delay from: 100nsec to: 75nsec..... [6](#)

Changes from Revision D (March 2013) to Revision E (November 2016)	Page
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section.....	1
• Deleted <i>Simplified Application Schematic</i> image.....	1
• Added <i>Typical Application Circuit</i> image.....	1
• Changed Junction to Ambient, $R_{\theta JA}$, value in the <i>Thermal Information</i> table From: 40 To: 35.2.....	5
• Changed Junction to Case, $R_{\theta JC(bot)}$, value in the <i>Thermal Information</i> table From: 4 To: 1.2.....	5
• Changed <i>Efficiency vs I_{OUT} and V_{IN}</i> graph.....	7
• Deleted <i>R_{RAMP} to V_{CC} for $V_{OUT} > 7.5V$</i> figure.....	12
• Added <i>Connection of External Ramp Resistor to VCC when $V_{OUT} > 7.5V$</i> figure.....	12

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM5005MH/NOPB	Active	Production	HTSSOP (PWP) 20	73 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM5005 MH
LM5005MH/NOPB.A	Active	Production	HTSSOP (PWP) 20	73 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM5005 MH
LM5005MH/NOPB.B	Active	Production	HTSSOP (PWP) 20	73 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM5005 MH
LM5005MHX/NOPB	Active	Production	HTSSOP (PWP) 20	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM5005 MH
LM5005MHX/NOPB.A	Active	Production	HTSSOP (PWP) 20	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM5005 MH
LM5005MHX/NOPB.B	Active	Production	HTSSOP (PWP) 20	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM5005 MH

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5005MHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5005MHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM5005MH/NOPB	PWP	HTSSOP	20	73	495	8	2514.6	4.06
LM5005MH/NOPB.A	PWP	HTSSOP	20	73	495	8	2514.6	4.06
LM5005MH/NOPB.B	PWP	HTSSOP	20	73	495	8	2514.6	4.06



4214869/A 08/2016

NOTES:


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.


PWP0020A

PowerPAD™ TSSOP - 1.1 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS

4214869/A 08/2016


NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

PWP0020A

PowerPAD™ TSSOP - 1.1 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.52 X 4.86
0.125	3.15 X 4.35 (SHOWN)
0.15	2.88 X 3.97
0.175	2.66 X 3.68

4214869/A 08/2016

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025