


- 001: Must meet 6-ohm impedance on the 50 Ohm signal. The pad size is 2.0mm. The hole size is 0.5mm.
- 002: Must meet 6-ohm impedance on the 50 Ohm signal. The pad size is 2.0mm. The hole size is 0.5mm.
- 003: Must meet 6-ohm impedance on the 50 Ohm signal. The pad size is 2.0mm. The hole size is 0.5mm.
- 004: Must meet 6-ohm impedance on the 50 Ohm signal. The pad size is 2.0mm. The hole size is 0.5mm.
- 005: Must meet 6-ohm impedance on the 50 Ohm signal. The pad size is 2.0mm. The hole size is 0.5mm.



IMPEDANCE TABLE:

LAYERS	50 OHM SIGNAL +/- 10% Tolerance	
	TRACE WIDTH	REFERENCE
L1	6.5 MILLS	L2
L3	5 MILLS	L2&L4
L6	6.5 MILLS	L5

STACK UP

Layer	Name	Material	Thickness	Constant	Board Layer Stack
	Top Overlay				
	Top Solder	Solder Resist	1.25mil	3.5	
1	LL_TOP	Copper	1.83mil		
	Dielectric 1	FR4	4.00mil	4	
2	LL_GND1	Copper	1.83mil		
	Dielectric 2	FR4	4.00mil	4	
3	LL_Signal	Copper	1.83mil		
	Dielectric 3	FR4	35.20mil	4	
4	LL_GND2	Copper	1.83mil		
	Dielectric 4	FR4	4.00mil	4	
5	LL_PWR	Copper	1.83mil		
	Dielectric 5	FR4	4.00mil	4	
6	LL_Solder	Copper	1.83mil		
	Bottom Solder	Solder Resist	1.25mil	3.5	
	Bottom Overlay				
Total board thickness:			68.00mil		+/-10%

FAB NOTES

1. THIS IS IMPEDANCE CONTROLLED BOARD.
2. ALL VIAS ARE TUNED IN BOTH SIZES UNLESS OTHERWISE MASK OPENED IN GERBER.
3. VENDOR MAY ADJUST SOLDERMASK WHEREVER SOLDERMASK PADS ARE THE SAME SIZE (1.5) AS PER THE MANUFACTURING CAPABILITIES AND ALL OTHER SOLDER MASK PADS SHALL NOT BE MODIFIED. PROVIDED NO ADJACENT COPPER IS EXPOSED AND NO CONFLICT IS PRODUCED WITH ANY STATED "VIA TUNING / COVERING" REQUIREMENTS.
4. 0.75mm VIAS NEED TO BE FILLED WITH NON-CONDUCTIVE EPOXY/485IN AND OVERPLATE WITH COPPER. SURFACE MUST BE FLAT. PLAINNESS TOLERANCE IS: ±0.000±0.001" ON TOP SIDES. MINIMUM ANNUULAR RING REQUIREMENTS ARE WAIVED FOR FILLED VIAS.

DESIGN INFORMATION

MIN. TRACK WIDTH: 5 MIL
 MIN. CLEARANCE: 6 MIL
 MIN. VIA PAD SIZE: 13.665 MIL

MINIMUM ANNUAL RING: 0.05mm (2MIL) EXTERNAL
 PER IPC-A275 CLASS 2 LEVEL C

REGISTRATION TOLERANCES: METAL +/- 5 MIL HOLES +/- 3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:

FR4 FR-4 High Tg OTHER _____

THICKNESS: 62 MIL (1.6mm) +/-10% OTHER Refer stack up

TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:

REFERENCE: AS SHOWN NC_DRILL FILES

PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:

SILKSCREEN: TOP BOTTOM

SILKSCREEN COLOR: WHITE OTHER _____

SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERPIS
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRIM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS 2 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL1549 REQUIREMENTS.
 PCB MUST BEAR THE UL1549-UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS: YES

BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER

XX MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE
 XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE
 OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE
 LAYER 2 & 3 (INNER LAYERS) XX MIL VIDE, XX MIL SPACE TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE




PRODUCT TITLE: Robotics Design

DESIGNED FOR: TI Internal

FILE NAME: Robotics_Design.PcbDoc

ALL RIGHTS RESERVED	BOARD #:	Robotics Design	REV:	A	DATE:	04/23/2025	DESIGNED BY:	Lakshmi Narasimhan	DESIGNED FOR:	TI Internal
LAYER NAME =	IPC-2221	IPC-2221	IPC-2221	IPC-2221	IPC-2221	IPC-2221	IPC-2221	IPC-2221	IPC-2221	IPC-2221
PLQ1 NAME =	IPC-2221	IPC-2221	IPC-2221	IPC-2221	IPC-2221	IPC-2221	IPC-2221	IPC-2221	IPC-2221	IPC-2221

- 001 Must meet 6-ohm impedance on the top side. The pad on L2 has. The pad on L3 has the 50-ohm impedance.
- 002 Must meet 50-ohm impedance on the top side. The pad on L2 has. The pad on L3 has the 50-ohm impedance.
- 003 Must meet 50-ohm impedance on the top side. The pad on L2 has. The pad on L3 has the 50-ohm impedance.
- 004 Must meet 50-ohm impedance on the top side. The pad on L2 has. The pad on L3 has the 50-ohm impedance.



IMPEDANCE TABLE:

LAYERS	50 OHM SIGNAL +/- 10% Tolerance	REFERENCE
	TRACE WIDTH	
L1	6.5 MILLS	L2
L3	5 MILLS	L2&L4
L6	6.5 MILLS	L5

STACK UP

Layer	Name	Material	Thickness	Constant	Board Layer Stack
	Top Overlay				
	Top Solder	Solder Resist	1.25mil	3.5	
1	LL_TOP	Copper	1.83mil		
	Dielectric 1	FR-4	4.00mil	4	
2	LL_GND1	Copper	1.83mil		
	Dielectric 2	FR-4	4.00mil	4	
3	LL_Signal	Copper	1.83mil		
	Dielectric 3	FR-4	35.20mil	4	
4	LL_GND2	Copper	1.83mil		
	Dielectric 4	FR-4	4.00mil	4	
5	LL_PWR	Copper	1.83mil		
	Dielectric 5	FR-4	4.00mil	4	
6	LL_Solder	Copper	1.83mil		
	Bottom Solder	Solder Resist	1.25mil	3.5	
	Bottom Overlay				
Total board thickness:					60.00mil +/-10%

FAB NOTES

- 1. THIS IS IMPEDANCE CONTROLLED BOARD.
- 2. ALL VIAS ARE TUNED IN BOTH SIZES UNLESS OTHERWISE MASK OPENED IN GERBERS.
- 3. VENDOR MAY ADJUST SOLDERMASK WHEREVER SOLDERMASK PADS ARE THE SAME SIZE (1:1) AS PER THE MANUFACTURING CAPABILITIES AND ALL OTHER SOLDER MASK PADS SHALL NOT BE MODIFIED. PROVIDED NO ADJACENT COPPERS EXPOSED AND NO CONFLICT IS PRODUCED WITH ANY STATED "VIA TUNING / COVERING" REQUIREMENTS.
- 4. 0.75mm VIAS NEED TO BE FILLED WITH NON-CONDUCTIVE EPOXY/485IN AND OVERPLATE WITH COPPER. SURFACE MUST BE FLAT. PLAINNESS TOLERANCE IS +/-0.001(0.001") ON TOP SIDES. MINIMUM ANNUULAR RING REQUIREMENTS ARE WAIVED FOR FILLED VIAS.

DESIGN INFORMATION

MIN. TRACK WIDTH: 5 MIL
 MIN. CLEARANCE: 6 MIL
 MIN. VIA PAD SIZE: 13.665 MIL

MINIMUM ANNUAL RING: 0.05mm (2MIL) EXTERNAL
 PER IPC-A275 CLASS 2 LEVEL C

REGISTRATION TOLERANCES: METAL +/- 5 MIL HOLES +/- 3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:

FR-4 FR-4 High Tg OTHER _____

THICKNESS: 62 MIL (1.6mm) +/-10% OTHER Refer stack up

TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:

REFERENCE: AS SHOWN NC_DRILL FILES

PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:

SILKSCREEN: TOP BOTTOM

SILKSCREEN COLOR: WHITE OTHER _____

SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERPIS
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRIM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS 2 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL1549 REQUIREMENTS.
 PCB MUST BEAR THE UL1549-4 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS: YES

BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER
 XX MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE
 XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE
 OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE
 LAYER 2 & 3 (INNER LAYERS) XX MIL WIDE, XX MIL SPACE TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE



PRODUCT TITLE: **Robotics Design**

DESIGNED FOR: **TI Internal**

FILE NAME: **Robotics_Design.PcbDoc**

ENGINEER: **Lakshmi Narasimhan** LAYOUT BY: **Tessadve**

SCALE: 0.70 ALTRUM DESKMAN VERSION: 23.1.1.15

ALL PARTS VIEWED FROM TOP SIDE: <input type="checkbox"/>	BOARD #:	Robotics Design	REV#:	A	SWN.REV:	MoJas.warrior control	Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.
LAYER NAME = RoboticsDesign_PcbDoc	SD #:	N/A	DATE:	6/6/2026	TIME:	2:48:33 PM	TEXAS INSTRUMENTS
PLQI.NAME = L2SignalAssembly Drawing	GENERATED:	6/6/2026	DATE:	6/6/2026	TIME:	2:48:33 PM	TEXAS INSTRUMENTS

- 001 Must meet 6-ohm impedance on all test nodes. Test node on 2nd layer. Test node on pad for Lead Pad on the 1st substrate.
- 002 Must assemble on 400 um pitch. 400 um pitch does not fit on 400 um pitch.
- 003 Must assemble on 400 um pitch. 400 um pitch does not fit on 400 um pitch.
- 004 Must assemble on 400 um pitch. 400 um pitch does not fit on 400 um pitch.

IMPEDANCE TABLE:


LAYERS	50 OHM SIGNAL +/- 10% Tolerance	REFERENCE
	TRACE WIDTH	
L1	6.5 MILLS	L2
L3	5 MILLS	L2&L4
L6	6.5 MILLS	L5

STACK UP

Layer	Name	Material	Thickness	Constant	Board Layer Stack
	Top Overlay				
	Top Solder	Solder Resist	1.25mil	3.5	
1	LL_TOP	Copper	1.83mil		
	Dielectric 1	FR4	4.00mil	4	
2	LL_GND1	Copper	1.83mil		
	Dielectric 2	FR4	4.00mil	4	
3	LL_Signal	Copper	1.83mil		
	Dielectric 3	FR4	35.20mil	4	
4	LL_GND2	Copper	1.83mil		
	Dielectric 4	FR4	4.00mil	4	
5	LL_PWR	Copper	1.83mil		
	Dielectric 5	FR4	4.00mil	4	
6	LL_Solder	Copper	1.83mil		
	Bottom Solder	Solder Resist	1.25mil	3.5	
	Bottom Overlay				
Total board thickness:					60.00mil +/-10%

FAB NOTES

- 1. THIS IS IMPEDANCE CONTROLLED BOARD.
- 2. ALL VIAS ARE TENTED IN BOTH SIDES UNLESS OTHERWISE MASK OPENED IN GERBER.
- 3. VENDOR MAY ADJUST SOLDERMASK WHEREVER SOLDERMASK PADS ARE THE SAME SIZE (1:1) AS PER THE MANUFACTURING CAPABILITIES AND ALL OTHER SOLDER MASK PADS SHALL NOT BE MODIFIED. PROVIDED NO ADJACENT COPPERS EXPOSED AND NO CONFLICT IS PRODUCED WITH ANY STATED "VIA TENTING / COVERING" REQUIREMENTS.
- 4. 0.75mm VIAS NEED TO BE FILLED WITH NON-CONDUCTIVE EPOXY/RESIN AND OVERPLATE WITH COPPER. SURFACE MUST BE FLAT. TOLERANCE IS +/-0.0025mm ON TOP SIDES. MINIMUM ANNUULAR RING REQUIREMENTS WAIVED FOR FILLED VIAS.



DESIGN INFORMATION

MIN. TRACK WIDTH: 5 MIL
 MIN. CLEARANCE: 6 MIL
 MIN. VIA PAD SIZE: 13.665 MIL

MINIMUM ANNUAL RING: 0.05mm (2MIL) EXTERNAL
 PER IPC-A275 CLASS 2 LEVEL C

REGISTRATION TOLERANCES: METAL +/- 5 MIL HOLES +/- 3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:

FR4 FR-4 High Tg OTHER Refer stack up

THICKNESS: 62 MIL (1.6mm) +/-10% OTHER

TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2 OTHER +/-

BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2 OTHER +/-

DRIILLING:

REFERENCE: AS SHOWN NC_DRILL FILES

PTH COPPER THICKNESS: 20-30 um OTHER

BOARD FINISH:

SILKSCREEN: TOP BOTTOM

SILKSCREEN COLOR: WHITE OTHER

SOLDER RESIST COLOR: GREEN OTHER
 MATTE SEMI-GLOSS

SURFACE FINISH:

IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER

ARRAY/PANEL:

CUT AND TRIM PER M1 BOARD OUTLINE V. SCORE
 N.C. ROUTE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:

ANSI IPC-A-600F CLASS 2 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94V-0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS: YES

BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER

XX MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE
 XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE
 OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE
 LAYER 2 & 3 (INNER LAYERS) XX MIL WIDE, XX MIL SPACE TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE



PRODUCT TITLE: Robotics Design
 DESIGNED FOR: TI Internal
 FILE NAME: Robotics_Design.PcbDoc

ALL RIGHTS RESERVED	BOARD #:	Robotics Design	REV:	A	DATE:	06/28/2025	TIME:	2:48:41 PM	DESIGNER:	LAKSHMI NARASIMHAN	ENGINEER:	LAKSHMI NARASIMHAN	LAYOUT BY:	Tessadve	ALTERNATE DESIGNER VERSION:	23.1.1.15
LAYER NAME =	DESIGNED BY:	DESIGNED FOR:	FILE NAME:	SCALE:	0.70											

- 001 Must meet 6-ohm impedance on all test nodes. Test node is 2.0mm. Test lead is per the Lead Pad in the PDR reference.
- 002 Must meet 50-ohm impedance on all test nodes. Test node is 2.0mm. Test lead is per the Lead Pad in the PDR reference.
- 003 Must meet 50-ohm impedance on all test nodes. Test node is 2.0mm. Test lead is per the Lead Pad in the PDR reference.
- 004 Must meet 50-ohm impedance on all test nodes. Test node is 2.0mm. Test lead is per the Lead Pad in the PDR reference.
- 005 Must meet 50-ohm impedance on all test nodes. Test node is 2.0mm. Test lead is per the Lead Pad in the PDR reference.

IMPEDANCE TABLE:


LAYERS	50 OHM SIGNAL +/- 10% Tolerance	
	TRACE WIDTH	REFERENCE
L1	6.5 MILLS	L2
L3	5 MILLS	L2&L4
L6	6.5 MILLS	L5

STACK UP

Layer	Name	Material	Thickness	Constant	Board Layer Stack
	Top Overlay				
	Top Solder	Solder Resist	1.25um	3.5	
1	LL_TOP	Copper	1.83um		
	Dielectric 1	FR-4	4.07um	4	
2	LL_GND1	Copper	1.83um		
	Dielectric 2	FR-4	4.07um	4	
3	LL_Signal	Copper	1.83um		
	Dielectric 3	FR-4	39.20um	4	
4	LL_GND2	Copper	1.83um		
	Dielectric 4	FR-4	4.07um	4	
5	LL_Pwr	Copper	1.83um		
	Dielectric 5	FR-4	4.07um	4	
6	LL_Solder	Copper	1.83um		
	Bottom Solder	Solder Resist	1.25um	3.5	
	Bottom Overlay				
Total board thickness:					68.00um +/-10%

FAB NOTES

- 1. THIS IS IMPEDANCE CONTROLLED BOARD.
- 2. ALL VIAS ARE TENTED IN BOTH SIZES UNLESS OTHERWISE MASK OPENED IN GERBER.
- 3. VENDOR MAY ADJUST SOLDERMASK WHEREVER SOLDERMASK PADS ARE THE SAME SIZE (1.5) AS PER THE MANUFACTURING CAPABILITIES AND ALL OTHER SOLDER MASK PADS SHALL NOT BE MODIFIED. PROVIDED NO ADJACENT COPPERS EXPOSED AND NO CONFLICT IS PRODUCED WITH ANY STATED "VIA TENTING / COVERING" REQUIREMENTS.
- 4. 0.75mm VIAS NEED TO BE FILLED WITH NON-CONDUCTIVE EPOXY/RESIN AND OVERPLATE WITH COPPER. SURFACE MUST BE FLAT. TOLERANCE DIMENSIONS ARE +/-0.0025(0.10") ON TOP SIDES. MINIMUM ANNUULAR RING REQUIREMENTS ARE WAIVED FOR FILLED VIAS.



DESIGN INFORMATION

MIN. TRACK WIDTH: 5 MIL
 MIN. CLEARANCE: 6 MIL
 MIN. VIA PAD SIZE: 13.665 MIL

MINIMUM ANNUAL RING: 0.05mm (2MIL) EXTERNAL
 PER IPC-A275 CLASS 2 LEVEL C

REGISTRATION TOLERANCES: METAL +/- 5 MIL HOLES +/- 3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:

FR-4 FR-4 High Tg OTHER _____

THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____ Refer stack up

TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:

REFERENCE: AS SHOWN NC_DRILL FILES

PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:

SILKSCREEN: TOP BOTTOM

SILKSCREEN COLOR: WHITE OTHER _____

SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENIG

IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRIM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:

ANSI IPC-A-600F CLASS 1 1 2 3
 RoHS OTHER _____ PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94V-0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS: YES

MICROSECTION: YES NONE REQUIRED PER ORDER

BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER

XX MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE
 XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE
 OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE
 LAYER 2 & 3 (INNER LAYERS) XX MIL WIDE, XX MIL SPACE TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE



PRODUCT TITLE: Robotics Design

DESIGNED FOR: TI Internal

FILE NAME: Robotics_Design.PcbDoc

ALL RIGHTS RESERVED FROM TOP SIDE	BOARD #:	Robotics Design	REV:	A	SWM REV:	MoJas version control	Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.
LAYER NAME =	BOARD #:	N/A	REV:				
PLOQ NAME =	GENERATED :	6/6/2026	DATE:	6/6/24 PM		TEXAS INSTRUMENTS	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025