TI Designs: TIDA-01346 Multiple PLL Combination Reference Design for <40-fs Jitter (100 Hz to 100 MHz)

TEXAS INSTRUMENTS

Description

The TIDA-01346 design uses two LMX2594 synthesizers in combination to produce lower noise and jitter than is possible with just one. By combining the output of two synthesizers that are in phase, a theoretical 3-dB phase noise benefit is possible due to the output power being 6-dB higher while the noise power is only 3-dB higher. The LMX2594 is an ideal synthesizer for this application because it has a SYNC feature and programmable phase. This allows a consistent phase relationship between the two synthesizers between power up cycles as well as the ability to fine-tune out any repeatable phase errors in the design.

Resources

TIDA-01346 PLLATINUMSIM-SW TICSPRO-SW

TI E2E

Design Folder PLLatinum Simulator Software TICSPro Software


ASK Our E2E Experts

Features

- Input Clock Frequency From 5 MHz to 1400 MHz
- 1.8-GHz to 12.5-GHz Output Frequency Range
- Less than 40-fs Jitter

Applications

- Wireless Communications Tester
- Semiconductor Tester
- Signal Generators
- Function/Arbitrary Waveform Generators
- Oscilloscopes
- Spectrum Analyzers
- Vector Signal Analyzers
- Network Analyzers
- RADAR
- Munitions and Targeting





An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.



1 System Description

The TIDA-01346 design uses two LMX2594 synthesizers in combination to produce lower noise than is possible with just one. By combining the output of two synthesizers that are in phase, a theoretical 3-dB phase noise benefit is possible due to the output power being 6-dB higher while the noise power is only 3-dB higher. The LMX2594 is an ideal synthesizer for this application because it has a SYNC feature that allows it to have deterministic and repeatable phase as well as a programmable phase that can be used to correct for any phase error due to trace mismatches or any other factors. The design demonstrates this concept with only two synthesizers, but it can be expanded to use more synthesizers for an even greater benefit.

A low-noise reference is sent through the OSCin pin which is sent to both LMX2594 synthesizers. The outputs of these devices is then with a Mini-Circuits EP2C+ combiner for the final output. The footprints of C13 and C13p should have the capacitor in the C30p footprint, likewise for the C30 and C30p capacitor shared footprint. If the user switches the footprints the other way, this configuration can be used as the SYNC reference design (TIDA-01410). A SYNC connector is included, which necessary where the SYNC is timing critical (as described in the datasheet).

Test equipment often needs an internal signal source to clock data converters, downconvert the input signal, or go generate an output signal. In the case where the signal source is used to clock a data converter, the jitter of the clock can limit the bit resolution, especially at higher clock speeds. When downconverting signals, the noise of this signal source can limit the noise floor of the instrument, and when producing a signal, the noise of this source limits the noise quality of the output signal. In all three, cases, there is a need to produce a clean signal for the test equipment. This therefore makes this reference design useful for wireless testers, semiconductor testers, signal generators, spectrum analyzers, vector signal analyzers, network analyzers, oscilloscopes and function/ arbitrary waveform generators.

There is a very broad class of other applications that can benefit from better phase noise as well. For instance, good close-in phase noise translates to better ability to discern objects that are closer together, which is applicable to RADAR and munitions and targeting.

1.1 Key System Specifications

2

| PARAMETER | VALUE | COMMENTS | |
|------------------------|---------------------|--|--|
| Input frequency range | 5 MHz to 1400 MHz | 100-MHz Wenzel oscillator recommended | |
| Output frequency range | 1.8 GHz to 12.5 GHz | 9 GHz typical System output frequency range is limited by the combiner: LMX2594 frequency range: 10 MHz to 15 GHz Combiner frequency range: 1.8 to 12.5 GHz | |
| Input voltage range | 3.15 V to 3.45 V | 3.3 V typical | |
| Jitter | 40 fs typical | _ | |

Table 1. Key System Specifications

Table 2. Loop Filter Specifications

| PARAMETER | VALUE | COMMENTS | |
|--------------------------|-------------------|--|--|
| VCO frequency | 7.5 GHz to 15 GHz | | |
| Phase detector frequency | 200 MHz | | |
| Charge pump gain | 15 mA | 1 | |
| Loop bandwidth | 250 kHz | The loop filter is optimized for the highest charge pump gain and a 200-MHz phase detector frequency. If the phase detector or | |
| C1_LF | 0.39 nF | charge pump gain is changed significantly, then the loop filter | |
| C2_LF | 68 nF | remains stable; however, in an ideal situation the loop filter should be redesigned for optimal performance | |
| C3_LF | 1.8 nF | | |
| R2_LF | 68 Ω | | |
| R3_LF | 18 Ω | | |



2 System Overview

2.1 Block Diagram




Figure 1. Block Diagram



2.2 System Design Theory

The TIDA-01346 consists of two LMX2594 devices in a parallel combination. The key concept is that the signal theoretically adds by 6 dB, while the phase noise only adds 3 dB.

Even if the two signals are not perfectly in phase the majority of the phase noise benefit is realized. To illustrate this concept, consider two signals of the same amplitude and frequency but with a phase error of θ . In this case, the designer can determine that the output power is increased by a factor of: 10×log[2 + 2×cos(θ)]. The maximum power is attained when θ is zero degrees; however, even if θ is off by a small value, the increase in output power is still close to the maximum benefit.

As Figure 2 shows, a phase error of 30° still reaches within 0.3 dB of the ideal phase noise benefit. The combiner may have losses, but these apply to the noise as well as the intended signal, so they do not impact the phase noise. As the jitter is proportional to the square root of the phase noise, this implies that the combination of the two synthesizers reduces the jitter by a factor of $1/\sqrt{2}$, which corresponds to an approximate 30% reduction.




Figure 2. Theoretical Power Increase by Combining Two Signals

2.3 Design Considerations

4

Imperfections in board layout, component placement, and components themselves can introduce phase error at the combiner input. This phase error does not have much impact unless it is larger than approximately 30°. At higher frequencies, the MASH_SEED programmable field can be used to optimize the output power and jitter to correct for this phase error. Note that MASH_SEED for the test results in this document.

This design is based on the assumption that the designer is using a very clean input reference. If the noise of the reference is not clean enough, this noise dominates inside the loop bandwidth of the PLL and the full benefit cannot be realized



System Overview

2.4 Highlighted Products

2.4.1 LMX2594

The LMX2594 is a high-performance, wideband PLL with integrated VCOs that can generate any frequency from 10 MHz to 15 GHz without using an internal doubler, thus eliminating the need for sub-harmonic filters. The high-performance PLL with figure of merit of -236 dBc/Hz and high phase detector frequency can attain very low in-band noise and integrated jitter. The high-speed N-divider has no pre-divider, thus significantly reducing the amplitude and number of spurs. A programmable input multiplier is also available to mitigate integer boundary spurs. The LMX2594 allows users to synchronize the output of multiple devices and also enables applications that require deterministic delay between input and output. A frequency ramp generator can synthesize up to two segments of ramp in an automatic ramp generation option or a manual option for maximum flexibility. The fast calibration algorithm allows changing frequencies faster than 20 μ s. The LMX2594 adds support for generating or repeating SYSREF (compliant to JESD204B standard) making it an ideal low-noise clock source for high-speed data converters. Fine delay adjustment (9-ps resolution) is provided in this configuration to account for delay differences of board traces. The output drivers within LMX2594 delivers output power as high as 7 dBm at a 15-GHz carrier frequency. The device runs from a single 3.3-V supply and has integrated low dropout regulators (LDOs) that eliminate the requirement for onboard LDOs.




Getting Started Hardware and Software

3 Getting Started Hardware and Software

3.1 Hardware Setup

Figure 3 shows an outline of the hardware setup.





3.1.1 Power

Set the power supply to 3.3 V and connect this to Vcc. Set the current limit to 1 A.

3.1.2 Input Signal

The input signal is critical and must be low noise, as this noise moves directly to the output. TI recommends the use of a 100-MHz Wenzel oscillator.

NOTE: If using a noisy signal source, such as a signal generator, be aware that this can dominate close-in phase noise.

3.1.3 Output Signal

Connect SumRFout to a phase-noise analyzer. Ensure that C13p and C30p are in place (not C13 and C30).

3.1.4 Programming Interface

3.1.4.1 USB2ANY Interface

Connect the laptop to the board using the USB2ANY or ReferencePro interface. For more details, refer to the *LMX2594 EVM Instructions* – 15-GHz Wideband Low Noise PLL With Integrated VCO user's guide[1]. Note that the reference source from the ReferencePro board is not clean enough to power this reference design.

3.1.4.2 Programming Switches

This reference design has two banks of switches, one for each LMX2594 synthesizer. Each set of switches has four switches for CSB, SCK, SDA, and MUXout and all four switches in the set should be either ON or OFF altogether. If both sets of switches are ON, then both devices are programmed to the same setting. However, if the designer wants to program the synthesizers to different settings, as would be the case when using MASH_SEED, then the switches on one of the devices can be turned OFF so that the other device is not programmed. With this set of instructions using switches, a single programming interface can be used to program both devices.



3.2 Software

3.2.1 Download Texas Instruments Clock and Synthesizers (TICS) Pro Software

- 1. Download the TICS Pro software from TI.com: http://www.ti.com/tool/TICSPRO-SW.
- 2. To start the software, open the *TICS PRO.exe* from the installed directory. Figure 4 shows the user interface.





Figure 4. TICSPro Software Setup



4 Testing and Results

4.1 Test Setup

The following test setup that Figure 5 shows was used to create the measurements for the test data.





4.2 Test Data

Test results were taken using the E5053 phase-noise analyzer. Measuring the phase noise of a single synthesizer required powering down the other synthesizer, but no adjustments were made to the hardware.

4.2.1 Results at 9 GHz

| OFFSET FREQUENCY | COMBINED RESULT | PLL 1 RESULT | PLL2 RESULT |
|------------------------------|-----------------|---------------|---------------|
| 100 Hz | – 90.8 dBc/Hz | – 88.6 dBc/Hz | – 88.0 dBc/Hz |
| 1 kHz | -100.8 dBc/Hz | –98.3 dBc/Hz | –98.1 dBc/Hz |
| 10 kHz | –110.6 dBc/Hz | -107.7 dBc/Hz | -108.2 dBc/Hz |
| 100 kHz | –112.9 dBc/Hz | -110.4 dBc/Hz | -111.0 dBc/Hz |
| 1 MHz | –127.1 dBc/Hz | -123.6 dBc/Hz | -123.0 dBc/Hz |
| 10 MHz | –150.5 dBc/Hz | -147.5 dBc/Hz | -147.3 dBc/Hz |
| 90 MHz | –158.3 dBc/Hz | –156.9 dBc/Hz | -156.9 dBc/Hz |
| Jitter (100Hz to 100 MHz) | 38.3 fs | 53.5 fs | 53.5 fs |

Table 3. Reference Design Results at 9 GHz








Figure 6. Combination Board Results at 9 GHz




Figure 7. Phase Noise of Combined and Individual PLLs



Design Files

5 Design Files

5.1 Schematics

To download the schematics, see the design files at TIDA-01346.

5.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-01346.

5.3 PCB Layout Recommendations

Figure 8 shows the layer stackup information for the TIDA-01346 design.




Figure 8. TIDA-01346 Layer Stackup Information

Rogers 4003 was chosen for high-frequency performance.

5.3.1 Layout Prints

To download the layer plots, see the design files at TIDA-01346.

5.3.2 Layout Guidelines

The following guidelines list the ideal layout:

- Place capacitors close to the pins.
- Ensure that the input signal trace is well-matched.
- For the routing of the outputs, single-ended is chosen so that trace lengths can be kept short and equal length. Pullup components should be as close to the pin as possible. The unused side was sent to the back side of the board through a via with the loading symmetrical to the used side.

Figure 9 shows an example layout of the LMX2594 board.




Figure 9. LMX2594 Layout Example

For more information, refer to the LMX2594 datasheet (SNAS696).

5.4 Altium Project

To download the Altium project files, see the design files at TIDA-01346.

5.5 Gerber Files

To download the Gerber files, see the design files at TIDA-01346.

5.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-01346.



Software Files

6 **Software Files**

To download the software files, see the design files at TIDA-01346.

7 **Related Documentation**

- 1. Texas Instrument, LMX2594 EVM Instructions 15-GHz Wideband Low Noise PLL With Integrated VCO, LMX2594 User's Guide (SNAU210)
- 2. Texas Instruments, LMX2594 15 GHz Wideband PLLatinum™ RF Synthesizer With Phase Synchronization and JESD204B Support, LMX2594 Datasheet (SNAS696)
- 3. Texas Instruments, LMX2594EVM High Performance, Wideband PLLatinum™ RF Synthesizer Evaluation Board Operating Instructions, User's Guide (SNAU195)

7.1 Trademarks

All trademarks are the property of their respective owners.

8 About the Author

DEAN BANERJEE is an applications engineer with Texas Instruments working with PLL synthesizers and is the author of PLL Performance, Simulation, and Design.



Revision History A

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Original (April 2017) to A Revision | | | | |
|--|--|---|--|--|
| • | Changed from "noise theoretically adds by 6 dB" to "signal theoretically adds by 6 dB" | 4 | | |

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/stdterms.htm), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated