Band Pass Filtered Inverting Attenuator Circuit




Design Goals

Input		Output		Supply		
V _{iMin}	V _{iMax}	V _{oMin}	V _{oMax}	V _{cc}	V _{ee}	V _{ref}
100 mV _{pp}	50 V _{pp}	1m V _{pp}	500 mV _{pp}	15 V	–15 V	0 V

Design Description

This tunable band-pass attenuator reduces signal level by –40 dB over the frequency range from 10 Hz to 100 kHz. It also allows for independent control of the DC output level. For this design, the pole frequencies were selected outside the pass band to minimize attenuation within the specified bandwidth range.



Design Notes

- 1. If a DC voltage is applied to V_{ref} be sure to check common mode limitations.
- 2. Keep R₃ as small as possible to avoid loading issues while maintaining stability.
- 3. Keep the frequency of the second pole in the low-pass filter (f_{p3}) at least twice the frequency of the first low-pass filter pole (f_{p2}) .

Design Steps

1. Set the passband gain.

Gain =
$$-\frac{R_2}{R_1}$$
 = $-0.01 \frac{V}{V} (-40 dB)$

$$R_1=100\mathrm{k}\Omega$$

$$R_2 = 0.01 \times R_1 = 1 k\Omega$$

2. Set high-pass filter pole frequency (fp1) below fl.

$$f_l = 10 \text{Hz}, f_{p1} = 2.5 \text{ Hz}$$

3. Set low-pass filter pole frequency (f_{p2} and f_{p3}) above f_h .

$$f_h = 100 \mathrm{kHz}$$

$$f_{p2} = 150 \text{kHz}$$

$$f_{p3} \ge 2 \times f_{p2} = 300 \text{kHz}$$

$$f_{p3} = 300 \text{kHz}$$

4. Calculate C₁ to set the location of f_{p1}.

$$C_1 = \frac{1}{2\pi \times R_1 \times f_{\text{D}1}} = \frac{1}{2\pi \times 100 k\Omega \times 2.5 \text{Hz}} = 0 \; .636 \; \mu\text{F} \approx 1 \quad \mu\text{F (Standard Value)}$$

5. Select components to set f_{p2} and f_{p3} .

 $R_3 = 8.2\Omega$ (provides stability for cap loads up to 100nF)

$$\mathtt{C}_2 = \frac{1}{2\pi \times \left(\mathtt{R}_2 + \mathtt{R}_3\right) \times \mathsf{f}_{p2}} = \frac{1}{2\pi \times 1008.2\Omega \times 150 \mathrm{kHz}}$$

= 1052pF \(\) 1200pF (Standard Value)


$$\text{C}_3 = \frac{1}{2\pi \times \text{R}_3 \times \text{f}_{\text{p}3}} = \frac{1}{2\pi \times 8.2\Omega \times 300 \text{kHz}} = 64 \text{ .7 nF} \approx 68 \text{nF (Standard Value)}$$

Design Simulations


DC Simulation Results

The amplifier will pass DC voltages applied to the noninverting pin up to the common mode limitations of the op amp (±13 V in this design)

AC Simulation Results



Transient Simulation Results



STRUMENTS Revision History www.ti.com

Design References

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC503.

See TIPD118.

Design Featured Op Amp

OPA1612				
V _{ss}	4.5 V to 36 V			
V _{inCM}	V _{ee} +2 V to V _{cc} –2 V			
V _{out}	V _{ee} +0.2 V to V _{cc} -0.2 V			
V _{os}	100 μV			
Iq	3.6 mA/Ch			
I _b	60 nA			
UGBW	40 MHz			
SR	27 V/μs			
#Channels	1 and 2			
OPA1612				

Design Alternate Op Amp

OPA172				
V _{ss}	4.5 V to 36 V			
V _{inCM}	V_{ee} –100 mV to V_{cc} –2 V			
V_{out}	Rail-to-rail			
V _{os}	200 μV			
Iq	1.6 mA/Ch			
l _b	8 pA			
UGBW	10 MHz			
SR	10 V/µs			
#Channels	1, 2, and 4			
OPA172				

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from July 31, 2017 to February 1, 2019

Page

Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page......1

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated