

2.5V - 5V Standard Logic IC
SN74LV-A Series



Overview


The SN74LV-A Series is a group of low-voltage standard logic products best suited for mid-or-low speed applications. This series has been developed by adding the tolerant features and the 2.5V power supply specifications to the conventional SN74LV Series.

The specifications for the conventional logic were all within the range of 5.0V±10%, 3.3V±10%, or 3.0V±10%. The new SN74LV-A, however, now supports all types of power supply systems by adding a 2.5V specification.

The addition of the I/O tolerant features has enabled the interface between 5.0V and 3.3V and between 3.3V and 2.5V. Also, the specification of leakage current when power is turned off ($V_{cc} = 0V$) has been provided, so this series lends itself to partial power down or similar applications.

The product lineup consists of 51 types, and includes SOIC, SSOP, TSSOP, PDIP and QFN packages, as well as the new 0.4 mm pitch TVSOP for a wider range of selection. The LV-A Series is expected to be the mainstream logic for mid-and low-speed ranges in the future.

Relationship of the SN74LV-A Series and Other Series



Features

Wide range of source voltages available

Not only 5.0V and 3.3V specifications but also 2.5V (next-generation source voltage) specifications have been supported. AC specifications for all three source voltages have been added.
(See the section of LV-A specifications.)
Operation-available source voltage (V_{CC}) = 2.0 to 5.5V

High-speed operation

When a 5V power supply is used, the speed equal to that for 74F or 74AC is obtained; when a 3.3V power supply is used, the speed equal to or greater than that for 74HC or 74ALS on 5V is obtained.
Propagation delay time for SN74LV244A: t_{pd} (TYP) = 3.9 ns (on 5.0V)
5.4 ns (on 3.3V)
7.5 ns (on 2.5V)

Optimization of drive current

The drive capability equivalent to that for HC is implemented on 3.3V so that this series is best suited for medium- or-low load applications.
Output current for the gate system: I_{OH}/I_{OL} = ± 12 mA (on 5V); ± 6.0 mA (on 3.3V); ± 2 mA (on 2.5V)
Output current for the buffer system: I_{OH}/I_{OL} = ± 16 mA (on 5V); ± 8.0 mA (on 3.3V); ± 2 mA (on 2.5V)

Low power consumption

The adoption of 1.2 μ CMOS process technology has implemented low power consumption current characteristics. Therefore, this series is suited for portable equipment.
Static power consumption I_{CC} (max) = 20 μ A

Low noise characteristic

The output edge control circuit implements smooth leading/falling edge characteristics, resulting in greatly reduced switching noise.

5.0V- and 3.3V-tolerant feature

Tolerance between different voltages for use on low voltage, not supported in the conventional LV Series, has been supported. As a result, interfacing between 5.0V and 3.3V and between 3.3V and 2.5V has been enabled.

Power down HI-Z feature

The specification of leakage current when source voltage is turned off enables partial power down and similar applications to be used.
 I_{off} = 5 μ A (V_{CC} = 0V)

Hysteresis characteristic

Input hysteresis V_{th} = 0.4V (on 5.0V) is obtained. Although this value is not included in the specification, this characteristic lends itself to resistance to noise (such as prevention of malfunction due to noise).

Output skew available

For bus system models, skew between output pins is available.
Skew between output pins $T_{SK}(0) \leq 1.0$ ns (on 5V); 1.5 ns (on 3.3V); 2.0 ns (on 2.5V)

Abundant package types


Available package types include SOIC, SSOP, TSSOP, PDIP, TVSOP (0.4 mm pitch), and QFN (0.5 mm pitch).

Rich lineup


A total of 51 types are provided through a lineup of main functions.

Properties

Output Waveform for SN74LV244A (with load capacity $C_L = 50\text{pF}$ and ambient temperature $T_a = 25^\circ\text{C}$)
When $V_{CC} = 3.3\text{V}$




When $V_{CC} = 5.0\text{V}$



Properties


Input/Output Property for SN74LV-A (with ambient temperature $T_a = 25^\circ\text{C}$)

Input Property




Output Property

SN74LV00A ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$ (on 3.3V); $\pm 8.0 \text{ mA}$ (on 5.0V))





SN74LV244A ($I_{OH}/I_{OL} = \pm 8.0 \text{ mA}$ (on 3.3V); $\pm 16.0 \text{ mA}$ (on 5.0V))




Current Consumption

Operating current consumption for SN74LV244A
(with load capacity $C_L = 50\text{pF}$ and ambient temperature $T_a = 25^\circ\text{C}$)




Low Noise Property

Simultaneous switching waveform for SN74LV244A (7-circuit switching)




Tolerant Feature

Because input and output for the SN74LV-A Series do not involve electric paths to the Vcc side, voltages higher than Vcc can be applied even for use on low voltage, thus interfacing between different power sources is enabled (only when output is Hi-Z).




Interface Example for the LV-A Series




I/O Equivalent Circuit for the LV-A Series

Power Down Property

The SN74LV-A Series specifications provide output leakage current for source voltage Vcc = 0V to cope with applications requiring partial drop of system power, such as suspended mode or partial power down.




Partial-power-down application



Output Ioff property (when Vcc = 0V)


Hysteresis Property

Input hysteresis property for SN74LV244A (with ambient temperature $T_a = 25^\circ\text{C}$)



Packages

Comparison of package areas



Specifications of the LV-A Series

Absolute Maximum Ratings

Symbol	Item		Rating	
V _{CC}	Source voltage		-0.5V to 7.0V	
V _I	Input voltage		-0.5V to 7.0V	
V _O	Output voltage	When output is "H" or "L"	-0.5V to V _{CC} +0.5V	
		When output is Hi-Z or when power is turned off	-0.5V to 7.0V	
I _{IK}	Input diode current	V _I <0	-20mA	
I _{OK}	Output diode current	V _O <0 or V _O >V _{CC}	±50mA	
I _O	Output current	V _O =0 to V _{CC}	Gate system	±25mA
			Bus system	±35mA
I _{CC} /I _{GND}	V _{CC} /GND current		Gate system	±50mA
			Bus system	±70mA
T _{stg}	Storage temperature		-65°C to 150°C	

Recommended Operating Conditions

Symbol	Item		Min.	Max.	Unit	
V _{CC}	Source voltage		2	5.5	V	
V _{IH}	"H" level input voltage	V _{CC} =2V	1.5		V	
		V _{CC} =2.3V to 2.7V	V _{CC} ×0.7			
		V _{CC} =3V to 3.6V	V _{CC} ×0.7			
		V _{CC} =4.5V to 5.5V	V _{CC} ×0.7			
V _{IL}	"L" level input voltage	V _{CC} =2V		0.5	V	
		V _{CC} =2.3V to 2.7V		V _{CC} ×0.3		
		V _{CC} =3V to 3.6V		V _{CC} ×0.3		
		V _{CC} =4.5V to 5.5V		V _{CC} ×0.3		
V _I	Input voltage		0	5.5	V	
V _O	Output voltage	When output is "H" or "L"	0	V _{CC}	V	
		When output is Hi-Z (for the bus system)	0	5.5		
I _{OH}	"H" level output current	V _{CC} =2V		-50	μA	
		V _{CC} =2.3V to 2.7V		-2		
		V _{CC} =3V to 3.6V	Gate system		-6	mA
			Bus system		-8	
		V _{CC} =4.5V to 5.5V	Gate system		-12	
			Bus system		-16	
I _{OL}	"L" level output current	V _{CC} =2V		50	μA	
		V _{CC} =2.3V to 2.7V		2		
		V _{CC} =3V to 3.6V	Gate system		6	mA
			Bus system		8	
		V _{CC} =4.5V to 5.5V	Gate system		12	
			Bus system	0	16	
Δt/Δv	Input leading/ falling edge rate	V _{CC} =2.3V to 2.7V	0	200	ns/V	
		V _{CC} =3V to 3.6V	0	100		
		V _{CC} =4.5V to 5.5V	0	20		
T _a	Operation-guarantee temperature		-40	85	°C	

Specifications of the LV-A Series

DC Properties

Symbol	Source voltage	Measuring condition		Min.	Max.	Unit
V _{OH}	2V to 5.5V	I _{OH} =-50μA		V _{CC} -0.1		V
	2.3V	I _{OH} =-2mA		2		
	3V	I _{OH} =-6mA	Gate system	2.48		
		I _{OH} =-8mA	Bus system	2.48		
	4.5V	I _{OH} =-12mA	Gate system	3.8		
		I _{OH} =-16mA	Bus system	3.8		
V _{OL}	2V to 5.5V	I _{OL} =50μA			0.1	V
	2.3V	I _{OL} =2mA			0.4	
	3V	I _{OL} =6mA	Gate system		0.44	
		I _{OL} =8mA	Bus system		0.44	
	4.5V	I _{OL} =12mA	Gate system		0.55	
		I _{OL} =16mA	Bus system		0.55	
I _I	5.5V	V _I =V _{CC} or GND			±1	μA
I _{CC}	5.5V	V _I =V _{CC} or GND	I _O =0		20	μA
I _{off}	0V	V _O =5.5V			5	μA

AC Properties

SN74LV00A

V_{CC}=2.5V±0.2V

Symbol	Item	FROM (Input)	TO (Output)	Load capacity	Ta=25°C			Ta=-40~85°C		Unit
					Min.	Std.	Max.	Min.	Max.	
tpd	Propagation delay time	A or B	Y	C _L =15pF	7.1	12.9		1	15	ns
tpd	Output enable time	A or B	Y	C _L =50pF	9.6	16.9		1	20	ns

V_{CC}=3.3V±0.3V

Symbol	Item	FROM (Input)	TO (Output)	Load capacity	Ta=25°C			Ta=-40~85°C		Unit
					Min.	Std.	Max.	Min.	Max.	
tpd	Propagation delay time	A or B	Y	C _L =15pF	5	7.9		1	9.5	ns
tpd	Output enable time	A or B	Y	C _L =50pF	6.9	11.4		1	13	ns

V_{CC}=5V±0.5V

Symbol	Item	FROM (Input)	TO (Output)	Load capacity	Ta=25°C			Ta=-40~85°C		Unit
					Min.	Std.	Max.	Min.	Max.	
tpd	Propagation delay time	A or B	Y	C _L =15pF	3.6	5.5		1	6.5	ns
tpd	Output enable time	A or B	Y	C _L =50pF	4.9	7.5		1	8.5	ns

Specifications of the LV-A Series

SN74LV244A

V_{CC}=2.5V±0.2V

Symbol	Item	FROM (Input)	TO (Output)	Load capacity	Ta=25°C			Ta=-40~85°C		Unit
					Min.	Std.	Max.	Min.	Max.	
tpd	Propagation delay time	A	Y	CL=15pF	7.5	12.5	1	15	ns	
				CL=50pF	9.5	15.3	1	18		
ten	Output enable time	\overline{OE}	Y	CL=15pF	8.9	14.6	1	17	ns	
				CL=50pF	10.8	17.8	1	21		
tdis	Output disable time	\overline{OE}	Y	CL=15pF	9.1	14.1	1	16	ns	
				CL=50pF	13.4	19.2	1	21		
tsk(o)	Skew between output pins			CL=50pF	2		2		ns	

V_{CC}=3.3V±0.3V


Symbol	Item	FROM (Input)	TO (Output)	Load capacity	Ta=25°C			Ta=-40~85°C		Unit
					Min.	Std.	Max.	Min.	Max.	
tpd	Propagation delay time	A	Y	CL=15pF	5.4	8.4	1	10	ns	
				CL=50pF	6.8	11.9	1	13.5		
ten	Output enable time	\overline{OE}	Y	CL=15pF	6.3	10.6	1	12.5	ns	
				CL=50pF	7.8	14.1	1	16		
tdis	Output disable time	\overline{OE}	Y	CL=15pF	7.6	11.7	1	13	ns	
				CL=50pF	11	16	1	18		
tsk(o)	Skew between output pins			CL=50pF	1.5		1.5		ns	

V_{CC}=5.0V±0.5V


Symbol	Item	FROM (Input)	TO (Output)	Load capacity	Ta=25°C			Ta=-40~85°C		Unit
					Min.	Std.	Max.	Min.	Max.	
tpd	Propagation delay time	A	Y	CL=15pF	3.9	5.5	1	6.5	ns	
				CL=50pF	4.9	7.5	1	8.5		
ten	Output enable time	\overline{OE}	Y	CL=15pF	4.5	7.3	1	8.5	ns	
				CL=50pF	5.6	9.3	1	10.5		
tdis	Output disable time	\overline{OE}	Y	CL=15pF	6.5	12.2	1	13.5	ns	
				CL=50pF	8.8	14.2	1	15.5		
tsk(o)	Skew between output pins			CL=50pF	1		1		ns	

Package Dimension Diagram

TVSOP (14/16/20/24/48/56-pin) - DGV



TSSOP (8/14/16/20/24/28-pin) - PW




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-153

SSOP (14/16/20/24/28/30/38-pin) - DB




Package Dimension Diagram

SOIC (8/14/16-pin) - D




NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-012

SOIC (16/20/24/28-pin) - DW



NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-013


PDIP (14/16/20-pin) - N



NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).

Package Dimension Diagram


QFN (14-pin) - RGY



NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. QFN (Quad Flatpack No-Lead) package configuration.

The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermal connected to the backside of the die and possibly selected ground leads.


QFN (16-pin) - RGY



NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. QFN (Quad Flatpack No-Lead) package configuration.

The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermal connected to the backside of the die and possibly selected ground leads.

QFN (20-pin) - RGY



NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. QFN (Quad Flatpack No-Lead) package configuration.

The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermal connected to the backside of the die and possibly selected ground leads.

Product Name

SN 74 LV 244 A DW R

LV Series

Type code

Same pin arrangement and same function as for the conventional logic

Product version

Package

- D, DW: Plastic SOIC
- DB : Plastic SSOP
- PW : Plastic TSSOP
- DGV : Plastic TVSOP
- N : Plastic PDIP
- RGY : QFN

Tape & Reel

Abundant package types

Available package types include SOIC, SSOP, TSSOP, PDIP and the new 0.4mm pitch TVSOP micro-package

Function List


GATE	NAND	00A, 10A, 20A
	NOR	02A, 27A
	INVERTER	04A, U04A, 05A, 06A, 07A
	AND	08A, 11A, 21A
	OR	32A
	EXCLUSIVE-OR	86A
	SCHMITT TRIGGER	14A, 132A
MULTIVIBRATOR		123A, 221A
DECODER/DEMULTIPLEXER		138A, 139A
DATA SELECTOR		157A
COUNTER		161A, 163A, 393A, 4040A
SHIFT REGISTER		164A, 165A, 166A, 594A, 595A
FLIP-FLOP		74A, 174A, 175A, 273A, 374A, 574A
LATCH		373A, 573A
BUFFER	BUS DRIVER	125A, 126A, 240A, 244A, 367A, 540A, 541A
	BUS TRANSCEIVER	245A
ANALOG SWITCH		4051A, 4052A, 4053A, 4066A

Product Lineup


Model name (SN74)	Number of pins	SOIC (D, DW)	SSOP (DB)	TSSOP (PW)	TVSOP (DGV)	PDIF	QFN	Function
		Production status	Production status	Production status	Production status	Production status	Production status	
LV00A	14	○	○	○	○	—	○	Quad 2-Input NAND Gate
LV02A	14	○	○	○	○	—	○	Quad 2-Input NOR Gate
LV04A	14	○	○	○	○	—	○	Hex Inverter
LVU04A	14	○	○	○	○	—	○	Unbuffered Hex Inverter
LV05A	14	○	○	○	○	○	○	Hex Inverters Open Collector Outputs
LV06A	14	○	○	○	○	—	○	Hex Inverters with Open Collector Outputs
LV07A	14	○	○	○	○	—	○	Hex Buffers with Open Collector Outputs
LV08A	14	○	○	○	○	—	○	Quad 2-Input AND Gate
LV10A	14	○	○	○	○	—	○	Quad 3-Input NAND Gate
LV11A	14	○	○	○	○	—	○	Quad 3-Input AND Gate
LV14A	14	○	○	○	○	—	○	Hex Inverter With Schmitt Trigger
LV20A	14	○	○	○	○	—	○	Quad 4-Input NAND Gate
LV21A	14	○	○	○	○	—	○	Quad 4-Input AND Gate
LV27A	14	○	○	○	○	—	○	Triple 3-Input NOR Gate
LV32A	14	○	○	○	○	—	○	Quad 2-Input OR Gate
LV74A	14	○	○	○	○	—	○	Dual D-Type Flip-Flop With Preset and Clear
LV86A	14	○	○	○	○	—	○	Quad Exclusive-OR Gate
LV123A	16	○	○	○	○	—	○	Dual Retriggerable Monostable Multivibrator
LV125A	14	○	○	○	○	—	○	Quad Bus Buffer Gate with 3-State Outputs
LV126A	14	○	○	○	○	—	○	Quad Bus Buffer Gate with 3-State Outputs
LV132A	14	○	○	○	○	—	○	Quad 2-Input NAND With Schmitt Trigger
LV138A	16	○	○	○	○	—	○	3-to-8 Decoder/Demultiplexer
LV139A	16	○	○	○	○	—	○	Dual 2-to-4 Line Decoder/Demultiplexer
LV157A	16	○	○	○	○	—	○	Quad 2-to-1 Data Selector/Multiplexer
LV161A	16	○	○	○	○	—	○	Sync. Binary Counter With Async. Clear
LV163A	16	○	○	○	○	—	○	Sync. Binary Counter With Sync. Clear
LV164A	14	○	○	○	○	—	○	8-Bit Parallel Output Serial Shift Registers
LV165A	16	○	○	○	○	—	○	Parallel Load 8-Bit Shift Registers
LV166A	16	○	○	○	○	—	○	8-Bit Shift Registers
LV174A	16	○	○	○	○	—	○	Hex D-Type Flip-Flop
LV175A	16	○	○	○	○	—	○	Quad D-Type Flip-Flop with Clear
LV221A	16	○	○	○	○	—	○	Dual Monostable Multivibrators
LV240A	20	○	○	○	○	—	○	Octal Buffer/Driver
LV244A	20	○	○	○	○	—	○	Octal Buffer/Driver
LV245A	20	○	○	○	○	○	○	Octal Bus Transceiver
LV273A	20	○	○	○	○	—	○	Octal D-Type Flip-Flop With Clear
LV367A	16	○	○	○	○	—	○	Hex Bus Drivers with 3-State Outputs
LV373A	20	○	○	○	○	—	○	Octal D-Type Transparent Latch
LV374A	20	○	○	○	○	—	○	Octal D-Type Flip-Flop
LV393A	14	○	○	○	○	—	○	Dual 4-Bit Binary Counters
LV540A	20	○	○	○	○	—	○	Inverting Octal Buffer/Driver
LV541A	20	○	○	○	○	—	○	Octal Buffer/Driver
LV573A	20	○	○	○	○	—	○	Octal D-Type Transparent Latch
LV574A	20	○	○	○	○	—	○	Octal D-Type Flip-Flop
LV594A	16	○	○	○	○	—	○	8-Bit Shift Register With Output Latches
LV595A	16	○	○	○	○	—	○	8-Bit Shift Register With 3-State Output Registers
LV4040A	16	○	○	○	○	○	○	12-Stage Binary Counter
LV4051A	16	○	○	○	○	○	○	Single 8-Channel Analog
LV4052A	16	○	○	○	○	○	○	Dual 4-Channel Analog Multiplexer/Demultiplexer
LV4053A	16	○	○	○	○	○	○	Triple 2-Channel Analog Multiplexer/Demultiplexer
LV4066A	14	○	○	○	○	○	○	Quad Bilateral Switch

○ : Active

Logic Literature



SDYU001R



SLYT017




SCYT129



SCEB011A




SCLA013D



SCYB005



SCYM001



SCYH001



SCYT126

To download soft copy of above brochure, visit our logic web page at:
<http://logic.ti.com>
 Free copy of the brochure can be ordered by telephone or mail. TI Worldwide
 Technical Support page can be found on the back cover.

TI Worldwide Technical Support

Internet

TI Semiconductor Product Information Center Home Page

support.ti.com

TI Semiconductor KnowledgeBase Home Page

support.ti.com/sc/knowledgebase

Product Information Centers

Americas

Phone +1(972) 644-5580
Fax +1(972) 927-6377
Internet/Email support.ti.com/sc/pic/americas.htm

Europe, Middle East, and Africa

Phone
Belgium (English) +32 (0) 27 45 55 32
France (English) +358 (0) 9 25173948
France +33 (0) 1 30 70 11 64
Germany +49 (0) 8161 80 33 11
Israel (English) 1800 949 0107
Italy 800 79 11 37
Netherlands (English) +31 (0) 546 87 95 45
Spain +34 902 35 40 28
Sweden (English) +46 (0) 8587 555 22
United Kingdom +44 (0) 1604 66 33 99
Fax +49 (0) 8161 80 2045
Email epic@ti.com
Internet support.ti.com/sc/pic/euro.htm

Japan

Fax
International +81-3-3344-5317
Domestic 0120-81-0036
Internet/Email
International support.ti.com/sc/pic/japan.htm
Domestic www.tij.co.jp/pic

Asia

Phone
International +886-2-23786800
Domestic Toll-Free Number
Australia 1-800-999-084
China 108-00-886-0015
Hong Kong 800-96-5941
Indonesia 001-803-8861-1006
Korea 080-551-2804
Malaysia 1-800-80-2973
New Zealand 0800-446-934
Philippines 1-800-765-7404
Singapore 800-886-1028
Taiwan 080-006800
Thailand 001-800-886-0010
Fax +886-2-2378-6808
Email tiasia@ti.com
Internet support.ti.com/sc/pic/asia.htm

Important Notice: The products and services of Texas Instruments and its subsidiaries described herein are sold subject to TI's standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer's applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company's products or services does not constitute TI's approval, warranty or endorsement thereof.