

Accurate PWM Duty Cycle Clamp

Michael O'Loughlin

System Power

ABSTRACT

Power supply applications using current sense transformers require a duty cycle clamp on the pulse width modulator (PWM) to ensure transformer reset. Not all PWMs come with a duty cycle clamp, presenting a problem for the power supply designer. This application note shows how to implement a duty cycle clamp by using a simple delay circuit.

	Contents
1	Duty Cycle Clamp Circuit 1
2	Theory of Operation1

1 Duty Cycle Clamp Circuit

The circuit in Figure 1 can be used affectively to clamp the maximum duty cycle of PWM controller. It is a simple delay circuit that consists of ten passive components, a diode, LM311 comparator and a MOSFET driver. Note there are two holdup/bypass capacitors for the UC3705 and the LM311 that are not shown in Figure 1.




Figure 1. Maximum Duty Cycle Clamp Application



2 Theory of Operation

When the gate drive of the UCC3818 transitions from low to high resistors R1, R2 and capacitor C1 form a timing delay to the LM311 comparator. When the threshold voltage of the comparator is reached, it activates the UC3705 MOSFET driver. Resistors R4, R5, R6 and R7 along with the LM311 form a hysteretic comparator that is required for circuit stability. Resistor R3 and diode D1 provide a fast discharge path for C1 during circuit reset, which occurs when the gate drive goes low.

2.1 Design Example

Resistors R1 and R2 attenuate the gate drive signal. Diode D1 and resistor R3 speed up the turn off of the comparator. The following equations can be used to calculate the size of R2 and R3. V_{RPEAK} is the peak ramp voltage, which is selected to be 3.6 V. V_{GATE} is the maximum gate drive voltage of the UCC3818, which is approximately 12 V for this design. V_D is the forward diode drop of D1 and I_{GATE(max)} is the maximum gate drive current that the PWM controller can sink. For this design the I_{GATE(max)} is 1.2 A and the diode used is a 1N4148, which has a forward voltage drop of 0.7 V. R1 is selected to be a standard 8.25 kΩ resistor, giving R2 a value of roughly 3.57 kΩ.

$$R2 = R1 \times \frac{V_{RPEAK}}{V_{GATE} - V_{RPEAK}} \approx 3.57 \text{ k}\Omega \text{ , } R3 = \frac{V_{RPEAK} - V_{D}}{I_{GATE(max)}} \approx 3\Omega$$
(1)

Equation (2) is used to set up the LM311 comparator, where V_{FIXED_SUPPLY} is the supply voltage to the comparator and V_{TRIP} is the comparator trip voltage. For this design example V_{TRIP} was selected to be 3 V and R6 was selected to be 10 k Ω . Note for this equation to hold true R4 must be set to the same value as R6.

$$R5 = \frac{1}{2} \times V_{\text{TRIP}} \times \frac{R6}{V_{\text{FIXED}_\text{SUPPLY}} - V_{\text{TRIP}}} \approx 1.62 \text{ k}\Omega$$
(2)

After the components are selected, it is a good idea to check the hysteresis level to ensure the comparator will turn on and off correctly. Equation (3) can be used to calculate the hysteresis (V_{HYST}) of this design example. For this design example, the hysteresis is approximately 1.5 V.

$$V_{\text{HYST}} = \frac{V_{\text{FIXED_SUPPLY}} \times \left(\frac{\text{R5} \times \text{R6}}{\text{R5} + \text{R6}}\right)}{\text{R4} + \left(\frac{\text{R5} \times \text{R6}}{\text{R5} + \text{R6}}\right)} \approx 1.5 \text{ V}$$
(3)

$$t = (1 - D_{MAX}) \times fs - t_{DELAY} = 900 \text{ ms},$$

$$(4)$$

$$C1 = \frac{In\left[1 - \frac{V_{TRIP}}{V_{GATE} \times (\frac{R2}{R1 + R2})}\right]}{\frac{R1 \times R2}{R1 + R2}} \approx 220 \text{ pF}$$

Figure 2 shows that the duty cycle was clamped to roughly 90%. Channel 2 is the gate drive of the UCC3818. Channel 1 is the output of the UC3705 gate driver. Channel 3 is the voltage at the inverting input of the LM311 comparator and Channel 4 is the voltage at the non-inverting input of the comparator.




Figure 2. Clamping Waveforms

A duty cycle clamp on the PWM is required to reset a current transformer used in power supply applications. If the PWM used in the design does not have a duty cycle clamp, such as the UCC3818, additional circuitry will be required. This design example shows the duty clamp being implemented with delay circuit and MOSFET driver.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated