Application Note TPS257xx-Q1 Pass Compliance and QuadraMAX Best Practice



Ziwei Zhang

ABSTRACT

Passing USB Power Delivery Compliance Test Specification (CTS) issued by USB-IF is required for all USB Power Delivery (PD) end-products. Programmable Power Supply (PPS) function can be validated based on Power Delivery Source Power Requirements Test document if required by customer. This application note shows some compliance test cases and QuandraMAX test practice based on TPS257xx-Q1 products. VIF configurations are also introduced.

Table of Contents

2 Vendor Information File (VIF) Setting. 2.1 Automatic VIF Generation. 2.2 Generate VIF Manually 2.2 Generate VIF Manually 3 3 Power Delivery Compliance Test. 3.1 Basic Software for Compliance Test and Results Analysis. 8 3.1 Basic Software for Compliance Test and Results Analysis. 8 4 Power Delivery Source Power Requirements Test. 1 4.1 SPT.1 Load Test and SPT.2 Capabilities Test. 1 4.2 SPT.3 Hard Reset Test. 1 4.3 SPT.5 Over Current Test. 1 4.4 SPT.6 PPS Voltage Step Test. 1 4.5 SPT.7 PPS Current Limit Test. 1 5 Analysis of Some Failure Examples. 1 6 Summary. 20 7 References. 2	1 Introduction	2
2.1 Automatic VIF Generation2.2 Generate VIF Manually3 Power Delivery Compliance Test3.1 Basic Software for Compliance Test and Results Analysis4 Power Delivery Source Power Requirements Test14.1 SPT.1 Load Test and SPT.2 Capabilities Test14.2 SPT.3 Hard Reset Test14.3 SPT.5 Over Current Test14.4 SPT.6 PPS Voltage Step Test14.5 SPT.7 PPS Current Limit Test5 Analysis of Some Failure Examples16 Summary207 References	2 Vendor Information File (VIF) Setting	3
2.2 Generate VIF Manually 3 3 Power Delivery Compliance Test. 8 3.1 Basic Software for Compliance Test and Results Analysis. 8 4 Power Delivery Source Power Requirements Test. 1 4.1 SPT.1 Load Test and SPT.2 Capabilities Test. 1 4.2 SPT.3 Hard Reset Test. 1 4.3 SPT.5 Over Current Test. 1 4.4 SPT.6 PPS Voltage Step Test. 1 4.5 SPT.7 PPS Current Limit Test. 1 5 Analysis of Some Failure Examples. 1 6 Summary. 20 7 References. 2	2.1 Automatic VIF Generation	3
3 Power Delivery Compliance Test. 5 3.1 Basic Software for Compliance Test and Results Analysis. 6 4 Power Delivery Source Power Requirements Test. 11 4.1 SPT.1 Load Test and SPT.2 Capabilities Test. 11 4.2 SPT.3 Hard Reset Test. 12 4.3 SPT.5 Over Current Test. 12 4.4 SPT.6 PPS Voltage Step Test. 13 4.5 SPT.7 PPS Current Limit Test. 14 5 Analysis of Some Failure Examples. 17 6 Summary. 20 7 References. 21	2.2 Generate VIF Manually	3
3.1 Basic Software for Compliance Test and Results Analysis. 5 4 Power Delivery Source Power Requirements Test. 11 4.1 SPT.1 Load Test and SPT.2 Capabilities Test. 12 4.2 SPT.3 Hard Reset Test. 12 4.3 SPT.5 Over Current Test. 12 4.4 SPT.6 PPS Voltage Step Test. 13 4.5 SPT.7 PPS Current Limit Test. 14 5 Analysis of Some Failure Examples. 17 6 Summary. 20 7 References. 21	3 Power Delivery Compliance Test	8
4 Power Delivery Source Power Requirements Test. 11 4.1 SPT.1 Load Test and SPT.2 Capabilities Test. 12 4.2 SPT.3 Hard Reset Test. 12 4.3 SPT.5 Over Current Test. 12 4.4 SPT.6 PPS Voltage Step Test. 13 4.5 SPT.7 PPS Current Limit Test. 14 5 Analysis of Some Failure Examples. 17 6 Summary. 20 7 References. 21	3.1 Basic Software for Compliance Test and Results Analysis	8
4.1 SPT.1 Load Test and SPT.2 Capabilities Test. 11 4.2 SPT.3 Hard Reset Test. 12 4.3 SPT.5 Over Current Test. 13 4.4 SPT.6 PPS Voltage Step Test. 13 4.5 SPT.7 PPS Current Limit Test. 16 5 Analysis of Some Failure Examples. 17 6 Summary. 20 7 References. 21	4 Power Delivery Source Power Requirements Test	11
4.2 SPT.3 Hard Reset Test. 12 4.3 SPT.5 Over Current Test. 13 4.4 SPT.6 PPS Voltage Step Test. 13 4.5 SPT.7 PPS Current Limit Test. 15 5 Analysis of Some Failure Examples. 17 6 Summary. 20 7 References. 21	4.1 SPT.1 Load Test and SPT.2 Capabilities Test	11
4.3 SPT.5 Over Current Test. 13 4.4 SPT.6 PPS Voltage Step Test. 13 4.5 SPT.7 PPS Current Limit Test. 15 5 Analysis of Some Failure Examples. 17 6 Summary. 20 7 References. 21	4.2 SPT.3 Hard Reset Test	12
4.4 SPT.6 PPS Voltage Step Test. 13 4.5 SPT.7 PPS Current Limit Test. 16 5 Analysis of Some Failure Examples. 17 6 Summary. 20 7 References. 21	4.3 SPT.5 Over Current Test	
4.5 SPT.7 PPS Current Limit Test	4.4 SPT.6 PPS Voltage Step Test	13
5 Analysis of Some Failure Examples	4.5 SPT.7 PPS Current Limit Test	15
6 Summary	5 Analysis of Some Failure Examples	17
7 References	6 Summary	20
	7 References	21

Trademarks

TypeC[®] is a registered trademark of usb.org. All trademarks are the property of their respective owners.



1 Introduction

The TPS257xx-Q1 is a highly integrated USB TypeC[®] Power Delivery controller for use in single and dual USB port applications including: charging only; charging with USB 2.0 or USB3.0 data; and charging with USB data and DisplayPort[™] alternate mode. The power communication talking message is transferring on CC line referring to USB-PD protocol. As USB-PD negotiation completed, appropriate power path enabled and corresponding power mode set.

2 Vendor Information File (VIF) Setting

To expedite the compliance testing process for qualifying products that support USB, product vendors are required to provide one or more Vendor Info Files (VIF's) that describe, in detail, the product to be tested. Tool is shared by USB-IF for VIF generation.

VIF defines the capabilities of the Device Under Test (DUT). The compliance testers uses this information to devise some tests or results. But there are many parameters to be entered manually. Mismatches between VIF and Configuration settings are common compliance failures. There are two methods to generate VIF.

2.1 Automatic VIF Generation

The first method is to generate VIF automatically by using customized GUI tool for TPS257xx-Q1.

The tool can generate .XML format VIF file based on current project settings. Fill in all the configurations and click save vendor information file. Opening the generated VIF file by USB vendor generation tool to double check the configuration correctness is a good practice.

2.2 Generate VIF Manually

Below is the general view of VIF editor shared by USB-IF. Customers or engineers can download the tool on USB-IF official website. The tool allows engineers to configure needed parameters matching with product waiting for test. The editor generates .xml VIF for Type-C compliance, PD compliance, USB3.2 compliance and USB4 compliance. The following sections depict these fields and features briefly based on products TPS2772-Q1. Single port PD devices have a similar principle. Open VifEditor which can be downloaded from USBIF official website. Firstly, choose Port Product and then create new VIF. Below tab emerges.

Vendor Name	Product	Component (General PD	PD Capabilities	USB Type-C®	Product Power	Battery C	Charging 1.2	PD Source	a S
Texas Instruments										
Model Part Number		Po	rt Label	1						
TPS25772-Q1		Connect	or Type	2 : Type-C®	•	Captiv	ve Cable	NO		
Product Revision			- // (-			
Vxx		USB4_Sup	pported	10	•	Captive_Cable	_ls_eMark	ed <select:< th=""><th>></th><th>-</th></select:<>	>	-
TID		USB4_Route	er_Index							
xxxx Ports		USB_PD_S	Support	′ES	•					
Port: 1 Port: 2		PD_Po	ort_Type	8 : Provider Only	•					
		Type_C_State_N	Machine C) : SRC	Y					
Move Up Move Down		Port_Battery_P	owered	10	•					
Add Delete Import Export Make Copy		BC_1_2_9	Support 2	2 : Charging Port	T					

Figure 2-1. Generate VIF Manually

Captive_Cable:

Indicates whether this Component has a captive cable. Any Component that presents a Type-A or USB Type-C plug is considered to have a captive cable, even if there is nothing visible that looks like a cable (for example, a USB thumb-drive).

PD_Port_Type:

3 - Provider Only (asserts Rp)

TPS257xx-Q1 only serves as a power source. So item 3 'Provider Only' must be chosen.

As the above information is filled in, other tabs pop up.



Product Component General PD PD Capabilities	USB Type-C® Product Power	Battery Charging 1.2	PD Source Optional	Content
		<pre>SOP*</pre>		
PD_Spec_Revision_Major 3		SOP	_Capable YES	•
PD_Spec_Revision_Minor 1		SOP P	Capable NO	
PD_Spec_Version_Major 1		50121		
PD Spec Version Minor 6		SOP_PP	Capable NO	
		SOP_P_Debug	_Capable NO	•
PD_Specification_Revision 2 : Revision	n 3 💌	SOP PP Debug	Capable NO	
Security_Msgs_Supported_SOP	•			
Manufacturer_Info_Supported_Port NO	•	ID_Header_C	Connector_Type_SOP	2 : USB Type-C ® Receptacle
Manufacturer_Info_VID_Port		L	Jnconstrained_Power	YES
Manufacturer_Info_PID_Port				
		Chunking	g_Implemented_SOP	YES •
Num_Fixed_Batteries 0		Unchunked_Extended_M	Messages_Supported	NO
Num_Swappable_Battery_Slots 0				

Figure 2-2. General PD Configuration

For PD_Spec_Version_Minor, please check USBIF official website for the latest version number.

Note that PD CTS revision 1.2 is the initial merged specification. This document specifies USB-IF compliance tests for a USB PD3.1 device. This document includes both PD2.0 and PD3.0 test items into one specification. Products must pass both PD2.0 and PD3.0 items test. Customers need to pay attention to the latest specification versions no matter for PD CTS or PD specification. USBIf can modify, add, remove, relax or strict some items. The updates matters a lot of the test results. Please check USB IF official website timely for the latest specifications.

Product Component General PD Ca	pabilities USB Type-C® Product I	Power Battery Charging 1.2 PD S	ource SOP Discover ID Op	otional Content
USB_Comms_Capab	NO •	Data_Reset_Supported	NO	
DR_Swap_To_DFP_Supporte	ed NO 🔹	Enter_USB_Supported	NO •	
DR_Swap_To_UFP_Supporte	ed NO 🔻			
VCONN_Swap_To_On_Supporte	ed YES 🔹			
VCONN_Swap_To_Off_Supporte	ed YES 🔹			
Responds_To_Discov_SOP_UF	FP NO •			
Responds_To_Discov_SOP_DF	FP YES •			
Attempts_Discov_SC	DP NO •			
Power_Interruption_Availab	le 0 : No Interruption Possible	•		

Figure 2-3. PD Capabilities

USB_Comms_Capable:

4

This item signifies whether Qualifying Product is capable of enumerating as a USB host or device?

Generally, this is no meaning the product does not support data communication and only acts as power source. But some customers, can bypass IC data line and connect USB2.0 or USB3.2 signals directly to HUB or SOC to support data communication. For this scenario, check Yes for this item. The reason is that tester checks data line signals to confirm whether any signal passes or not.

Product Component General PD PD Capabilities	USB Type-C®	Product Power	Battery Charging 1.2	PD Source	SOP Discove	r ID Optional Content
Type_C_Implements_Try_SRC	<select></select>	Ŧ	Туре	e_C_Can_Act_	As_Host N	0 •
Type_C_Implements_Try_SNK	<select></select>	-	Type_0	C_Can_Act_A	s_Device N	0 •
Rp_Value	2:3A	•	Type_C_Is_	_Alt_Mode_C	ontroller N	• •
Type_C_Supports_VCONN_Powered_Accessory	<select></select>	-	Type_C_I	ls_Alt_Mode_	Adapter N	0 •
Type_C_Is_VCONN_Powered_Accessory	<select></select>	-	т	ype_C_Powe	r_Source 0	: Externally Powered 🔹
Type_C_Is_Debug_Target_SRC	NO	•		Type_C_Port_	On_Hub	0 •
Type_C_Is_Debug_Target_SNK	<select></select>	~	Type_C_Suppo	orts_Audio_A	ccessory N	0 •
			Тур	e_C_Sources_		ES 💌

Figure 2-4. USB Type-C Configuration

Additionally, based on Vendor Info File Definition, if USB_Comms_Capable is No, then Type_C_Can_Act_As_Host and Type_C_Can_Act_As_Device is No. If USB_Comms_Capable is set to YES and Type_C_Can_Act_As_Device is set to NO, then Type_C_Can_Act_As_Host field shall be set to YES.

Product	Component	General PD	PD Capabilities	USB Type-C®	Product Power	USB Host
	Host_Supp	orts_USB_Dat	a YES	•		
		Host_	Speed 0: USB 2	2 •]	
	Host_Contai	ns_Captive_R	etimer NO	•		
Host_	Truncates_DP	_For_tDHPRes	ponse <select></select>			
	Host_	Gen1x1_tLink	Turnaround			
	Host_	Gen2x1_tLink	Turnaround			
		Host_Is_Emb	edded YES	•		
	I	Host_Suspend	I_Supported NO	,	•	
		Is_DFP_O	n_Hub NO	~		
		Hub_P	ort_Number			

Figure 2-5. USB Host Configuration

If USB_Comms_Capable is set YES, then another panel USB HOST pops up. Please configure the page according to Figure 2-5.

Product Component General PD PD Capabilities	USB Type-C® Product Power USB Host Battery Charging 1.2 PD Source SOP Discover II
PD_Power_As_Source 27000	
EPR_Supported_As_Src NO •	Has_Invariant_PDOs VES
Sends_Pings NO	USB_Suspend_May_Be_Cleared YES
Master_Port YES 🔹	FR_Swap_Type_C_Current_Capability_As_Initial_Sink 0: FR_Swap not supported •
Over-Current Protection	
PD_OC_Protection YES	PD_OCP_Method 1: Under-Voltage Response
Source PDOs Source PDO 1: Fixed Supply- voltage 5000 mV, ma Source PDO 2: Fixed Supply- voltage 9000 mV, ma Source PDO 3: SPR Augmented Supply - max curre	ax current 3000 mA, peak current 100% IOC. Iax current 3000 mA, peak current 100% IOC. rent 3000 mA, min voltage 3300 mV, max voltage 11000 mV.
Product Component General PD PD Capat	bilities USB Type-C® Product Power USB Host Battery Charging 1.2 PD Source
Product_Total_Source_Power_mW 27000)
Port_Source_Power_Type 0 : Ass	sured 🔹
Port_Source_Power_Gang	
Port_Source_Power_Gang_Max_Power	

Figure 2-6. PD Source Configuration

Figure 2-6 sets parameters of PD source. Note that PD_Power_As_Source is fixed Power Delivery Objects (PDO) maximum power instead of Augmented Power Delivery Objects (APDO). Otherwise, some failures can occur as doing PD compliance test. So for above case, fill in 27W source power other than 33W. Also Product_Total_Source_Power_mW also corresponds to 27W. Port_Source_Power_Type is determined by customer's specific requirements.

Product Component General I	PD PD Capabilities	USB Type-C®	Product Powe	r USB Host Ba	attery Charging 1.2	PD Source	SOP Discover ID
XID_SOP 0							
Data_Capable_As_USB_Host_	SOP YES	~		USB_VID_SOF	P 0451		
Data_Capable_As_USB_Device_	SOPNO	-		PID_SOF	0000		
Product_Type_UFP_	SOP 0 : Undefined		-	bcdDevice_SOF	P 1103		
Product_Type_DFP_	SOP 3 : Power Brick	ĸ	•				
DFP_VDO_Port_Nun	iber 0						
Modal_Operation_Supported_	SOP NO	-					

Figure 2-7. BC1.2 Protocol and SOP Discover ID

For XID_SOP, A decimal number assigned by USB-IF prior to certification. For USB_VID_SOP, this field is a 4-digit hexadecimal number, with valid values in the range of 0h - FFFFh (0 - 65535). This field is assigned to the Vendor by USB-IF. The vendor must ask USBIF and apply for both XID and VID before informal compliance certification or test.



For BC_1_2_Charging_Port_Type, the application generally is charge only. Item 0, DCP mode can be chosen. Some customers can require to support data communication. So for BC1.2 charging protocol, item 1, CDP mode is the choice.

Above is the general configuration of VIF parameters. Some parameters or panels can change in future based on specification revision updates or modification by USB IF. Please check and download the latest spec or configuration tools on USB IF official website.



3 Power Delivery Compliance Test

The Universal Serial Bus (USB) specification defines the product design targets at the level of interfaces and mechanisms. Compliance program is to complement the specifications and enable measurement of compliance in real products. Compliance Program provides reasonable measures of acceptability. The Compliance Program uses multiple test specifications along with a Test ID (TID) to track and define the test criteria used to evaluate a product. Products that pass this level of acceptability are considered USB-IF certified and are added to the Integrator's List and have the right to license the USB-IF Logos. USB-IF WG defines and updates the Base Spec, Tests Spec, conduct compliance workshops or conference etc. Currently USBC/PD End Product Certification requires a complete Pass from below Tests :

- Type-C Functional Tests
- USB PD Compliance PD Merged CTS Rev 1.4
- Source Power Tests (Quadramax Tests)
- Inter-Operability tests with known good devices.

This section specifies USB-IF compliance tests for USB PD3.1 device. The section includes both PD2.0 and PD3.0 test items into one specification, namely merged specification. Products must pass both PD2.0 and PD3.0 items test. Currently the USB Power Delivery Specification is revision 3.1 version 1.8. All USB PD products can be tested by one approved design listed below. The pre-condition is to scan through all test items (physical, protocol and power) by one institution. If not, all USB PD products must be tested against 2 of the 4 approved designs listed below. There is a grace period of all new tests on CTS. For silicon the period is 1 Year and for end product the period is 1.5 Years from Introduction data.

- Granite River Labs- USB Power Delivery and USB Type-C Tester and Analyzer (GRL-USB-PD-C2)
- MQP PDT
- Teledyne LeCroy Voyager M310e/M310p Protocol Analyzer / Exerciser / Compliance Test Platform
- Ellisys USB Explorer® 350 Protocol Analyzer, Generator, and Compliance Test System

Deterministic and communication engine are integrated and include Common Bring-Up procedures, Common Procedures and Common Checks.

- There are up to 13 Common checks. These checks are performed throughout all the tests. The correctness of basic rules of physical and protocol layers are checked. Common check failures are treated as Common check failure, not test failure. But there is not any common check failure for certification. Please refer to section 3.1 of PD spec for more information.
- Common bring-up procedures are used to bring up the Device Under Test (DUT) in specific way for the tests. There are up to 12 Bring up procedures. Each test uses one or more bring-ups for a test execution. Please refer to section 3.2 of PD spec for more information.
- Common Procedures determine how the testers responds to the messages from the DUT. Unless otherwise specified on specific test, the tester runs this procedure. Please refer to section 3.3 of PD spec for more information.

3.1 Basic Software for Compliance Test and Results Analysis





GRL-USB-PD-C2-EPR (C2-EPR) provides and automates USB Power Delivery compliance testing at up to 240W at the push of a button. A comprehensive API portfolio enables users to run sample scripts, or program



them in C# and Python. And the Power Suite Pro Application takes users beyond traditional compliance. For PD3.1, the basic test items include Physical layer, Protocol layer and Power Supply tests.

Please download GRL-C2 USB Power Delivery and USB Type-C Test software on GRL official website. One basic function of this software is used for PD compliance test results analysis.

Ξ 🥠	GRL		USB Power I)elivery (and USB Typ GRL-USB-PI	be-C [™] Test So D-C2-EPR	oftware (1.6	.12.0)				Set A	opp Mode :	стя 🌒	API
$\overline{\bullet}$		Test Results	TimeStamp	Desc	ription (TES	T.PD.PROT.S	SRC.2 Get_	Source_Cap	No Requ	iest)	21-70NO		QS	earch	@ 7
Connection		Start Executi	6.961:340:060						UU	1 #90 NC	DNE:Rp	_Detecte	d:Rp_4_7k	_3A_Detected	
Setup			8.543:378:420			#9	1 NONE:Gr	oupCmdTim	ngPkt:Tes	t Proc St	art <mark>c2</mark>				
	Test Status:		8.544:580:400				#92 NO	NE:GroupCm	dTimingP	kt:Act_C	C1 <mark>C2</mark>				
Product	Test Summary : 📀 0	🖸 1 🖸	8.545:783:180		#93	3 NONE:Grou	upCmdTimin	gPkt:Test Ch	eck ID Pri	imary ID	: 1 C2				
Capability			8.547:791:660				#94 \$	SOP/SNK/ U	FP:Get_S	ource_C	ap: c2				
	V USB Power Deliver	/ Compliance	8.548:308:240	1				#95 SOP/S	SRC/ DFP:	GoodCF	RC: UUT				
Test Config	> • TEST.PD.PROT.SR	C.2 Get_Sour	8.552:975:900	#96	SOP/SRC/ [)FP:SourceC	ap:FS: 5V 3	A; FS: 9V 3A	A; PPS: (3.	.3~11)V 3	ЗА; <mark>иит</mark>				
Test Coning			8.553:913:330					#97 SOP/S	SNK/ UFP:	GoodCF	RC: C2				
æ			8.585:060:410					#98 HARD	_RESET:H	lard_Res	set: UUT				
nex (¥10.8239.075:456	M_State	_Transition:F	SM_State_A	ttached_SN	K -> FSM_S	tate_Unatt	ached_S	SNK C2				
Results			8.623:072:990					#99	NONE:De	etach:NC	NEUUT				
Î.X			Ğ. ∎	iq	X			▼ 2	₹ ¥	¢	Ŷ	×		Channels 🔻	Ø Live
Report			9.0)
~~~			<b>√)SL</b> 6.0												
र्ट्रे			-VBI												
Options			3.0												
0			<b>Q</b> 0.0										Activate	window	5
Help			-1.0	1.41	2.53	3.64	4.75	5.86 Time (Se	6.97 c) —>		" 8.08	9.19	Go to Sett 10.	ings to activat 30 11.41	e Window 12.52

Figure 3-2. GRL-C2 Results Analyzer

Click Results panel and choose .grltrace file that you want to check or failure analysis. The file includes PD message data communication log and areas for waveforms display which is very convenient for results check. It also imbeds toolbars useful to view results. Please find help files for more details.





The Voyager M310e is used for validating USB designs with the USB-IF compliance test specifications. the Voyager M310e fully supports USB PD 3.1 functionality. The exerciser port of the Voyager M310e is also enhanced to capture side band use (SBU) and auxiliary (AUX) messages for USB Type-C devices that support USB4 or DisplayPort Alternate modes. The instrument can fully validate PD3.1 compliance spec includes Physical layer, Protocol layer and Power Supply and so on.

Please download Teledyne LeCroy USB Protocol Suite on LeCroy official website. The suite is able to analyze USB4, USB3.2, USB2.0 and PD results. Open data log file with the extension of .usb. Similar with GRL-C2, the log also mainly includes two sections. Data log trace view is for protocol data analysis. Power tracker section consists of VBUS power tracker, CC power tracker and VCONN power tracker. waveform details are shown as below.



<b>F</b>	Þ	100	Record	4 🔳 🌡	57 💹	े 🛄 占	5 🙆 i		📥 🖬	յ 녪 🭕	2 🚟 🗄	3 📑 🏬 🤅	🦻 🗲 🔹	PKT - TRA	KE XFR	PTP - SCSI 40F		
	2	<b>1</b>	<b>a</b> -	<b>H</b> #	2.0 3.3	4 4 <b>1</b>	<b>P. CC</b>	DP.	3 - 👧	- 🔄	Ster Nak		- 22	- 🔛 -	- 2	58. • H5. P3	. II III.	- 101
race V	iew																	
	DUT )	Unknowr	@ 00.00	0 001 000		Exerciser	) Disable	d @ 00.00	0 001 0	00 >>								
8	Packet 0		Neni Ad C	Curri P	DUT kas In*	CC1 CC2	Rp[Vc Rp]Vc	Ор	en (	CC1 E	erciser //310e*	(d)e 2.363 se	ті ю. 0.0	ime Stamp 000 001 000				
	Exerc	iser) Disa	bled ==> (	Unattached	.SNK @ 0	2.362 672	2 000 🕥											
8	Packet 1	CC E	Vent Ad C	Te	DUT kas In"	CC1 CC2	~	R	d a	CC1 E	kerciser M310e*	1.224 m	11 18 2.3	ime Stamp 362 672 000				
	( TUG	Unknow	==> Attac	chWait.SR0	C@ 02.36	3 896 000		Exercise	r) Unat	tached.SN	iK ==≻ Aii	achWaiLSNK @	2 02.363 896	000				
8	Packet 2		ivent Ad 0	Surr Te	DUT kas In"	CC1 CC2	Rp Rp	R	d a	CC1 E	terciser //310e*	(d)e 817.000 u	JS 2.3	me Stamp 363 896 000				
0	Packet	00.P	Ad C	2urr	DUT	CC1	Rp	R	d	CC1 E	ketciset	Idle	Т	ime Stamp				
•						0	1.71.											
3	7 C	_			_	Qui	ckrialing	markers	not set									
Vbus P	ower	Tracker	CC Douvo	Tracker	× Mro	Douve	Tracker											
	ower	Hacker	CC POWe	rTracker	~ ~~~	in Power	Hacker											
ø	a,	Racker	🔍 🔍		2	<u>ት</u>	*• :=	Þ4 📩	. 2	cc 🚧	Show:	Voltage Capti	on 🔹	CC1 Voltage	e) -	CC2 Volta	ige: -	
٤Ū 4.80		Racker				<u>s</u> 87	* i :::::::::::::::::::::::::::::::::::	<b>₽</b> 4		cc 🚧	Show:	Voltage Capti	on 👻	CC1 Voltage	<u>.</u>	CC2 Volta	ige: -	
وت) 4.80 4.40		Racker				<u>ት</u>	* I	64	. 2.	cc 🚧	Show:	Voltage Capti	on 🔻	CC1 Voltage	H -	CC2 Volta	ige: -	
4.80 4.40 4.00		Racker				<u>।</u> १७ ।	*•  :=	<b>₽</b> 4		cc 1/4	Show:	Voltage Capti	on v	CC1 Voltage		CC2 Volta	ige: -	
4.80 4.40 4.00 3.60						s (*7)	**  :=	<b>₽4</b> ₽	. 2.	cc 1/4	Show:	Voltage Capti	on 🔻	CC1 Voltage		CC2 Volta	ige: -	
4.80 4.40 4.00 3.60 3.20 2.80						<u>।</u> इ. १७ ।	**  :=	<b>₽</b> 4 <b>₽</b>		cc 1/4	Show:	Voltage Capti	on v	CC1 Voltage		CC2 Volta	ige: -	
4.80 4.40 4.00 3.60 3.20 2.80 2.40						<u>₹</u> ₹"?		•		cc M	Show:	Voltage Capti	on v	CC1 Voltage		CC2 Volta	ige: -	
4.80 4.40 4.00 3.60 3.20 2.80 2.40 2.40						<u>8</u> 87		64		cc 1/4	Show:	Voltage Capti	on v	CC1 Voltage		CC2 Volta	ige: -	
4.80 4.40 4.00 3.80 3.20 2.80 2.40 2.00 1.80						<u>5</u>		<b>4</b>		cc 14	Show:	Voltage Capti	on v	CC1 Voltage		CC2 Volta	ige: -	
4.80 4.40 4.00 3.60 3.20 2.80 2.40 2.00 1.80 1.20						s &7 H		<b>4</b>		cc 14	Show:	Voltage Capti	on v	CC1 Voltage		CC2 Volta	ige: -	
4.80 4.40 4.00 3.60 3.20 2.80 2.40 2.00 1.60 1.20 0.80 0.40						<u>s</u> &7				<u>cc</u> 1/4	Show:	Voltage Capti		CC1 Voltage		CC2 Volta	ige: -	
4.80 4.40 4.00 3.60 3.20 2.80 2.40 2.00 1.80 1.20 0.80 0.40 0.00						5 87 1	*				Show:	Voltage Capti		CC1 Voltage		CC2 Volta	ige: -	

### Figure 3-4. M310 Data Log Analyzer

Also there are other two solutions for PD compliance test, MQP and Ellisys. Please search their official website for more information.



### **4 Power Delivery Source Power Requirements Test**

Universal Serial Bus Type-C and Power Delivery Source Power Requirements Test Specification (SPT) applies to Vbus source-capable USB Type-C connector ports. The test definitions cover droop/drop, connect, disconnect, and USB PD voltage transitions, current transitions and over current protection. Compliance criteria are provided as a list of assertions that describe specific characteristics or behaviors that must be met. Each assertion provides a reference to the USB Power Delivery specification or other documents from which the assertion was derived. In addition, each assertion provides a reference to the specific test descriptions where the assertion is tested.

For single port PD products, SPT1, SPT3, SPT5, SPT6 and SPT7 are required to be tested. For multi-ports PD products, SPT1, SPT2, SPT5, SPT6 and SPT7 are necessary test items. Noted that SPT6 and SPT7 shall be tested only for products with PPS function supported. If customers don't require PPS function, only SPT1, SPT3, SPT5 shall be tested for single port production and SPT1, SPT2, SPT3, SPT5 shall be tested for dual ports.



### 4.1 SPT.1 Load Test and SPT.2 Capabilities Test



Figure 4-1 shows fixed supply voltage transition tests which asserts in PD CTS Power Supply section 7.1.4.1. The Source Shall transition VBUS from the starting Voltage to the higher new Voltage in a controlled manner. The negotiated new Voltage (For example, 5V, 9V, 15V...) defines the nominal value for vSrcNew. During the transitions, voltage thresholds and time specs shall be in demanded range.



Figure 4-2. Application of vSrcNew and vSrcValid Limits After tSrcReady

Figure 4-2 illustrates PD CTS Power Supply section 7.1.8. This test item defines output voltage tolerance and range after voltage transition is complete and during static load conditions or transient load conditions. Please refer to PD spec for more information.

SPT.2 Capabilities Test verifies that each port can simultaneously provide a different advertised voltage. This test is required for Multi-Port products with at least one PD port that supports more than one Source Capability. The test also asserts PD3.0 7.1.4.1 and 7.1.8.



### 4.2 SPT.3 Hard Reset Test



Hard reset signaling indicates a communication failure has occurred and the source stops driving VCONN, removes Rp from the VCONN pin and drives VBUS to vSafe0V. The USB connection resets during a hard reset since the VBUS voltage is less than vSafe5V for an extended period of time. After establishing the vSafe0V voltage condition on VBUS, the source shall wait tSrcRecover before re-applying VCONN and restoring VBUS to vSafe5V. The test also belongs to Power Supply section covering PD CTS 7.1.5.



### 4.3 SPT.5 Over Current Test



Figure 4-4. Source Peak Current Overload

This test item covers PD3.0 CTS 7.1.7.1 and CTS 7.1.11. Sources operating in SPR mode Shall implement over current protection to prevent damage from output current that exceeds the current handling capability of the Source. Sources attempt to send a Hard Reset message when over current protection engages followed by an Alert Message indicating an OCP event once an Explicit Contract has been established.

A Source that has the Fixed Supply PDO or EPR AVS APDO Peak Current bits set to 01b, 10b and 11b Shall be designed to support one of the overload capabilities. Sources are not required to support continuous overload operation. When overload conditions occur, the Source is allowed the range of vSrcPeak (instead of vSrcNew) relative to the nominal value. When the overload capability is exceeded, the Source is expected take whatever action is necessary to prevent electrical or thermal damage to the Source.



### 4.4 SPT.6 PPS Voltage Step Test

Figure 4-5. PPS Positive Voltage Transitions

For PD products supporting PPS function or advertising APDO capabilities, SPT.6 shall be tested. The PPS Step Test verifies that when a source port makes a contract using an APDO, the output follows the monotonicity and tolerance requirements from USB PD spec section 7.1.4.3. The test is required to pass no matter for single port or multi-ports and is verified by Quadramax instrument. For multi-ports tests, two or more Quadramax instruments are needed. For bench set-up details, please refer to 'QuadraMAX PPS Test Guide.

During tests, SPT verifies several tolerance requirements based on PD spec. In practice, error 'The source voltage remains within vPpsValid for the duration of the transition' usually occurs. Just open the log folder and search 'testLog.csv' file. The file logs all test data information of each step. Step 2.k.1.b.ii shows failure. Check 'Universal Serial Bus Type-C and Power Delivery Source Power Requirements Test Specification' and the spec also describes the failure step details.

To show the log more intuitively, checking both total-phase data log and QuadView data log is a good practice. Download both tools from total-phase official website and USBIF official website individually. Both methods depict logs by waveforms. Acquiring total-phase data log is strongly recommended. Customers can require test institutions to extract data by total-phase tools. The data log is beneficial for data analysis further. Institutions opt to not use these tools.



Figure 4-6. QuadView Data Log Check

Check picture #7939 by QuadView, red line indicates the error. The data log shows as voltage increases from 14.46V to 14.48V by 20mV step, VBUS voltage drops to 5V.

Spec	Index	m:s.ms.us	Dur	Len	Err	CC	Role	Message	Data							
3.0	18432	7:46.67	63	10 B		1	Sink: 9	> * (6)Request	SOP H=0x1C82 0x5102EC14 C							1 400
\$3.0	18436	7:46.67	49	6 8		-	Source #	> * (6)GoodCRC	SOP H=0x1062 0x5102F014 0							-1,400
2.0	19430	7:46.67	49	6 B		4	Source #	> * [1]Accent	SOP H=0x0263 CRC=0x5DE4	8-	_	-				-
\$3.0	19443	7:46.67	50	68		-	Sink: 0	) * (1)GoodCRC	SOP H=0x0301 CRC=0x86CC			~	and the second			
	19442	7.46.69		0.0		-	SIIIK •		50F H-0x0201 CRC-0x8000					1mm		-
13.0	18446	7:46.00	49	6.8		1	Sourc +	> * (2)PS RDV	SOR HEDROSAG CRCEDVC9EE							
10.0	18449	7:46 70	50	68		1	Sink: 9	> * [2]GoodCBC	SOP H=0x0401 CRC=0x5EAEE							
13.0	18452	7:46.72	49	68		1	Sourc \$	> * [3]Get Sink Can	SOP H=0x0748 CRC=0x89635	7-						- 1,200
v3.0	10402	7:46.72	4J	68		-	Sink: 0	+ (3)GoodCRC	SOP H=0x0601 CRC=0x83636							
20	19469	7:40.72	63	10 8		1	Sink: 0	* Talsick Can	SOP H=0x1584 0x0001912C C							-
\$3.0	10400	7:40.72	40	6 B		-	Source A	+ [7]GoodCBC	SOP H=0x1E64 0x00019120 0	<u> </u>						
2.0	19462	7:40.72	43	10 8		-	Sink: 0	> + [0]Bequest	SOP H=0x1092 0x51025414 C	2						
\$3.0	10400	7:47.45	40	6 B		-	Source A	> + [0]CoodCBC	SOP H=0x1062 0x5102FX14 C	ğ I						
20	10403	7:47.40	49	6 B		-	Sourc +	> + [0]GOODCRC	SOP H=0x0161 CRC=0x4R367	6-						- 1
v3.0	10472	7:47.45	49	6 8		-	Sink: 0	> + (4)GoodCBC	SOP H=0x0901 CPC=0x66104	š,						-1,000
20	10470	7:47.40	40	6 B		-	Saura A	> T [4]GoodCRC	SOP H=0x0861 CRC=0x8013A							
v3.0	10470	7:47.40	49	6 8		-	Slak: 0	A MicroedCBC	SOP H=0x0901 CRC=0x802F							
20	10401	7:47.40	40	6 B		-	Sink	A Magazt	SOP H=0x0801 CRC=0x8013A	1						_
v3.0	10404	7:47.40	49	60		-	Sourc +	+ (4)CoordCRC	SOP H=0x0901 CRC=0x802F							
2.0	10407	7:47.40	40	6 B			Sink	T [4]GOODCRC	SOP H=0x03601 CRC=0x3613A	5 -				P .		-
v3.0	10490	7.47.40	43	00			Sourc +	T [0]Soit_Reset	SOP H=0101AD CRC=012D77							
2.0	10493	7:47.40	50	60		-	Sink v		SOP H=0x0001 CRC=0x56C22							-800
v3.0	10490	7:47.40	50	0.0		-	5INK ¥	7 T [Upaccept	50P H=0x0065 CRC=0x51772							
	18499	7:47.46	10			-	0	E PD								
2.0	18500	7:47.46	49	68		1	Sourc +	Y [U]GOODCRC	SOP H=0x0161 CRC=0x4A387							-
V3.0	18503	7:47.47	1.2	30 B		1	Sourc •	Y [1]Source_Cap	SOP H=0x63A1 0x0801912C 0	4-						
	18512	7:47.47	50	68		-	Sink: v	Y [1]GOODCRC	SOP H=0x0201 CRC=0xB6CC		1			****		· ·
v3.0	18515	7:47.47	63	10 B		1	Sink: V	> Y [1]Request	SOP H=0x1282 0x1104B12C C	7	:30 7:	35 7:4	40 7:45	7:50 7:	55 8:00 8:05	5
	18519	7:47.47	49	6 B		1	Sourc •	Y TIGOOOCRC	SOP H=0x0361 CRC=0xA4361			_	Tin	ie (m:ss)		
v3.0	18522	7:47.48	49	6 B		1	Sourc +	> Y [2]Accept	SOP H=0x05A3 CRC=0xB4990	-	BUS Voltage	- VEU1	Current -	VCONN Voltage	- VCONN Current	- CC1 Voltage
	18525	7:47.48	49	6 B		1	Sink: 9	2 9 121GoodCRC	SOP H=0x0401 CRC=0x5FAF8							

Figure 4-7. Total-Phase Data Log Check

To spot the root cause further, check total-phase data log. The log shows Soft_Reset occurs. By comparison test in lab, the error is introduced by tester issue. Update latest tester software version, issue solved.

### 4.5 SPT.7 PPS Current Limit Test

The PPS Current Foldback Test verifies that when a source port makes a contract using an APDO and current reaches Operating Current level, the output follows the tolerance requirements from USB PD spec 7.1.4.2. Please timely check latest PD spec and PD CTS upon USBIF official website. USBIF updates specs occasionally which are crucial for certification test reference. USBIF relaxes the current limit test range recently. The key parameters is iPpsCLNew (-150mA, 150mA) and slew rate of current step (iPpsCLLoadReleaseRate, iPpsCLLoadStepRate). In practice, output capacitors influence heavily on this test item. TI suggests customer to strictly follow capacitance values IC provider rules. The test procedures refer to 'Universal Serial Bus Type-C and Power Delivery Source Power Requirements Test Specification'. Look up the test manual, Total-phase data log and QuadView data log as debug failures.

Figure 4-8 is SPT.7 test log extracted by total-phase analyzer. The tester runs 3 APDOs, 3.3V~11V, 3.3V~16V, 3.3V~21V. Customer's requirements determine how many APDOs need to be tested. Test procedures C, D, E rules RDO currents, voltages and steps resolution to test.



#### Figure 4-8. SPT.7 Total-Phase Analyzer Data Log

6.b.6.b	23:19.2	1	1294	Current exceeded iPpsCLTransient.
6.b.6.b	23:19.2	1	1294	Current did not settle to iPpsCLNew within tPpsCLSettle.
	23:20.0			Result Graph # 1295:
6.b.6.b	23:20.0	1	1295	Current exceeded iPpsCLTransient.
6.b.6.b	23:20.0	1	1295	Current did not settle to iPpsCLNew within tPpsCLSettle.
6.b.6.e	23:20.0	1	1295	Average Current has decreased in CL Mode when resistance has decreased.
	23:28.1			Result Graph # 1303:



Based on .cvs log, search image #1294 by QuadView shown in Figure 4-10 and clearly displays oscillation as increase current by 500mA step. Also check Total-phase data log depicted in Figure 4-11 for more information. Similar oscillation occurs. But the protocol negotiation is normal. So try to figure out some methods to stabilize current, such as increasing capacitance around BUS pin, or check filtering circuit of current limit loop. For most current limit test, simply increase BUS capacitance being able to solve several failures.









Figure 4-11. Total-Phase Data Log of SPT.7



### **5** Analysis of Some Failure Examples

#### Common check failure

Open .XML format log file and spot the failure item. The log shows Common.Check.PD.7#7 failure and occurs as testing TEST.PD.PS.SRC.1.

FAIL	Check Power Rules - COMMON.CHECK.PD.7#7:
	TEST.PD.PROT.SRC.2:
	Power Rules: DUT failed to set 15V PDO.
	Power Rules: DUT failed to set 15V_Prog PDO.
	. Packet#18, 35, 48, 77, 96, 109,
	TEST.PD.PROT.SRC3.9:
	Power Rules: DUT failed to set 15V PDO.
	Power Rules: DUT failed to set 15V_Prog PDO.
	. Packet#18,
	TEST.PD.PS.SRC.1:
	Power Rules: DUT failed to set 15V PDO.
	Power Rules: DUT failed to set 15V_Prog PDO.
	. Packet#18, 266.

Figure 5-1. Common Check Data Log

Search CTS file and locate Common.Check.PD.7#7. 'The Tester compares all PDOs to VIF field PD_Power_as_Source and checks that they meet the requirements of the Power Rules.' The line indicates PDOs settings contradict with PD_Power_as_Source in VIF.

Open the failure .grltrace file and based on Figure 5-2, spot packet #18 in the data log. VIF settings contains 5V 3A, 9V 3A and (3.3V~11V) 3A. Also check field PD_Power_as_Source = 33W. The failure prompts DUT failed to set 15V_Prog PDO. So the failure is caused due to incorrect PD_Power_as_Source setting. Fill in 27W which is determined by Fixed PDO power instead of APO power. What's more, Product_Total_Source_Power is 27W as well.

	USB Power Delivery and USB Type-C [™] Test Software (1.6.12.0)
	GRL-USB-PD-C2
TimeStamp	Description (TEST.PD.PROT.SRC.2 Get_Source_Cap No Request)
1.836:258:320	uut#14 SOP1/DFP_UFP:VendorDefined:Discover ID;Initiator;
1.836:934:730	C2 #15 SOP1/CablePlug:GoodCRC:
1.843:779:640	c2 #16 SOP1/CablePlug:VendorDefined:Discover ID;ACK;
1.844:942:460	UUT#17 SOP1/DFP_UFP:GoodCRC:
1.849:608:530	UUT#18 SOP/SRC/ DFP:SourceCap:FS: 5V 3A; FS: 9V 3A; PPS: (3.3~11)V 3A;
1.850:547:740	C2 #19 SOP/SNK/ UFP:GoodCRC:
1.852:781:380	C2 #20 SOP/SNK/ UFP:Request:PDO#1 Fixed; OpCurrent = 0.1A; MaxCurrent = 0.1A

Figure 5-2. TEST.PD.PRO.SRC.2 Data Log by GRL-C2

#### TEST.PD.PROT.SRC.2#2 Get_Source_Cap No Request

Open .XML format log file and spot the failure item. The item belongs to protocol layer failure and occurs as testing DUT source capability.

FAIL	v2Src:
PASS	Source_Cap message check - TEST.PD.PROT.SRC.2#1:
	UUT successfully respond to Get_Source_Cap message.Protocol index #35
FAIL	Hard_Reset message check - TEST.PD.PROT.SRC.2#2:
	UUT failed to respond Hard_Reset within 0.024~0.03sObtained interval is 0.0305s.Protocol index #37





Look up CTS file and search Get_Source_Cap No Request test item. The Tester sends a Get_Source_Cap Message to the UUT. After receiving a Source_Capabilities Message, the Tester intentionally does not send the Request Message to force a SenderResponse Timer timeout on the Source UUT. The Tester verifies correct implementation of this timer.

Open the failure item .grltrace or Lecroy .usb log file and find index 37 based on Figure 5-4. Before further analysis, get noted that the Code 'Rev3ChkdSrc' means that the Port is being tested for PD Revision 3, with the Tester set not to support Unchunked Extended Messages, and as a Source. 'Rev2Src' suggests the Port is being tested for PD Revision 2 and as a source. So both check PD2.0 specification and PD3.1 specification. Listed as below. The log shows very clear that PD3 mode passed but PD2 mode fail. Because it's a firmware failure, so ask firmware team for one new patch and solve this issue.



Figure 5-4. GRL-C2 data log of TEST.PD.PRO.SRC.2

### **TEST.PD.PS.SRC.1 Multiple Request Messages**

Open .XML format log file and spot the failure item. The failure belongs to Power Source layer and occurs as testing DUT source capability.

The purpose of this test is to check whether DUT Source responds correctly to various Sink load Request Message. VBUS voltage shall be limited in provided range during Request transition. Open the failure log file .XML. The failure occurs as current increases from 2.25A to 3A. Measured VBUS voltage is out of range. Protocol log shows the failure happens at the place of index 81.

FAIL	Rev2Src:
PASS	Transition involves a current decrease - TEST.PD.PS.SRC.1#1:
FAIL	Transition involves a current increase - TEST.PD.PS.SRC.1#2:
[	Load set to 0.75A: [PASS] Vbus voltage before load increase: 5.16V , Limit:[4.75V - 5.5V] at Protocol index : 45. Measurement after timestamp : 6.50319405S] Load set to 1.5A: [PASS] Vbus voltage before load increase: 4.97V , Limit:[4.75V - 5.5V] at Protocol index : 57. Measurement after timestamp : 9.52519945S] Load set to 2.25A: [PASS] Vbus voltage before load increase: 4.83V , Limit:[4.75V - 5.5V] at Protocol index : 69. Measurement after timestamp : 12.5472049S] [FAIL] PDO #1 : Measured VBUS voltage after increase current to new value [4.68V , Limit:[4.75V - 5.5V] at Protocol index : 93. Measurement after timestamp : 15.5092103S] Load set to 2.25A: [PASS] Vbus voltage before load increase: 4.82V , Limit:[4.75V - 5.5V] at Protocol index : 93. Measurement after timestamp : 116.5912156S] Load set to 1.5A: [PASS] Vbus voltage before load increase: 4.98V , Limit:[4.75V - 5.5V] at Protocol index : 105. Measurement after timestamp : 21.61322745] Load set to 0.75A: [PASS] Vbus voltage before load increase: 5.11V , Limit:[4.75V - 5.5V] at Protocol index : 117. Measurement after timestamp : 21.63322975] Load set to 0.4: [PASS] Vbus voltage before load increase: 5.26V , Limit:[4.75V - 5.5V] at Protocol index : 129.
	measurement after timestamp : 27.05725005]

Figure 5-5. XML data log of TEST.PD.PS.SRC.1

Further, check the data log .grltrace or LeCroy .usb file. Spot packet 81. The packet indicates requested operating current is 3A. Waveforms log shows more clearly of the process. By initial analysis, the issue is related to cable compensation deficiency. After improving cable compensation level, test passes.





Figure 5-6. GRL-C2 Log of TEST.PD.PS.SRC.1

During compliance test procedures, various issues or concern shall encounter. Above 3 cases are some general analysis process. Additionally, some failures are tester issues instead of being introduced by products or silicon. Furthermore, due to continuous updates of PD specification or PD compliance test specification, some tests can be waived. Please ask USB-IF for waiver if necessary. Refer to references for more details.



# 6 Summary

This app note describes certification tests of PD products TPS257xx-Q1 by three elements, VIF configuration, compliance test, QuadraMAX test. This document introduces several related tools needed for data log analysis and some tips for VIF configuration. Check the latest PD compliance spec and test instruments versions or software versions. Download the latest GUI and claim the latest patch for testing or certification to influence test results heavily.



### 7 References

- 1. Texas Instruments, USB Power Delivery Compliance Tests application report.
- 2. Texas Instruments, TPS257XX-Q1-GUI tool.
- 3. USB Compliance, USB-IF Compliance Updates article.
- 4. Granite River Labs, *Download Center* web page.
- 5. Teledyne Lecroy, *Protocol Test Solutions Software* web page.
- 6. USB, USB Type-C and Power Delivery Source Power Requirements Test Specification web page.
- 7. USB, QuadraMAX PPS Test Manual web page.
- 8. USB, USB Vendor Info File Generator web page.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated