











**TPS65982BB** 

SLVSER3A-NOVEMBER 2018-REVISED APRIL 2020

# TPS65982BB Dual USB Billboard for USB-PD Devices with Integrated 5-V Load Switch

### **Features**

- Port-power switch
  - 5-V, 3-A integrated switch to VBUS
  - Over-current limiter, over-voltage protector
  - Slew-rate control
- **USB** low-speed endpoint
  - I2C-update capable billboard strings
  - Integrated USB mux supports two Type-C ports
  - I2C control
- Power management
  - Power supply from 3.3-V
- NFBGA package
  - 0.5-mm pitch
  - Through-hole via compatible for all pins

## **Applications**

- Docking systems
- Charger adapters
- **USB PD devices**
- USB PD-enabled bus-powered devices
- DisplayPort, Thunderbolt

## Description


The TPS65982BB device provides a USB billboard endpoint for USB-PD devices implementing alternate modes. The integrated internal USB multiplexor allows the TPS65982BB to support up to two USB Type-C ports. The TPS65982BB communicates with USB-PD port controllers using an I2C interface to enable the billboard as well as update stored billboard strings. An integrated 5-V load switch provides VBUS protection for an optional USB Type-A port.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS65982BB	NFBGA (96)	6.00 mm × 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Diagram





# **Table of Contents**

1	Features 1	7	Parameter Measurement Information	14
2	Applications 1	8	Detailed Description	16
3	Description 1		8.1 Overview	16
4	Revision History2		8.2 Functional Block Diagram	17
5	Pin Configuration and Functions 3		8.3 Feature Description	17
6	Specifications6		8.4 Device Functional Modes	24
	6.1 Absolute Maximum Ratings 6	9	Application and Implementation	29
	6.2 ESD Ratings		9.1 Application Information	29
	6.3 Recommended Operating Conditions		9.2 Typical Application	2
	6.4 Thermal Information	10	Power Supply Recommendations	3 <sup>,</sup>
	6.5 Power Supply Characteristics		10.1 3.3-V Power	3 <sup>,</sup>
	6.6 Power Supervisor Characteristics		10.2 1.8-V Core Power	3
	6.7 Power Consumption Characteristics		10.3 VDDIO	32
	6.8 Port-Power Switch Characteristics9	11	Layout	33
	6.9 Port-Data Multiplexer Characteristics		11.1 Layout Guidelines	33
	6.10 Port-Data Multiplexer Clamp Characteristics 10		11.2 Layout Example	33
	6.11 Port-Data Multiplexer Signal Monitoring Pullup and	12	Device and Documentation Support	37
	Pulldown Characteristics 10		12.1 Documentation Support	3
	6.12 USB Endpoint Characteristics		12.2 Receiving Notification of Documentation Upo	dates 3
	6.13 Input/Output (I/O) Characteristics 11		12.3 Support Resources	3
	6.14 I <sup>2</sup> C Slave Characteristics 12		12.4 Trademarks	37
	6.15 Thermal Shutdown Characteristics		12.5 Electrostatic Discharge Caution	37
	6.16 Oscillator Characteristics		12.6 Glossary	3
	6.17 SPI Master Switching Characteristics	13	3, 11	
	6.18 Typical Characteristics		Information	3


# 4 Revision History

Changes from Original (November 2018) to Revision A					
•	First public release as a catalog device				



# 5 Pin Configuration and Functions

# ZBH Package 96-Pin NFBGA Transparent Top View



### **Pin Functions**

PIN			POR	DESCRIPTION		
NAME	NO.	TYPE	STATE	DESCRIPTION		
PP_5V0	A11, B11, C11, D11	Power	_	5-V supply for VBUS. Bypass with capacitance CPP_5V0 to GND. Tie pin to GND when unused.		
VBUS	H11, J10, J11, K11	Power	_	5-V output from PP_5V0. Bypass with capacitance CVBUS to GND.		

Copyright © 2018–2020, Texas Instruments Incorporated

Submit Documentation Feedback

Not to scale



# Pin Functions (continued)

PIN	PIN		POR			
NAME	NO.	TYPE	STATE	DESCRIPTION		
VIN_3V3	H1, F10	Power	_	Supply for core circuitry and I/O. Bypass with capacitance CVIN_3V3 to GND.		
VDDIO	B1	Power	_	VDD for I/O.		
VOUT_3V3	H2	Power	_	Output of supply switched from VIN_3V3. Bypass with capacitance COUT_3V3 to GND. Float pin when unused.		
LDO_3V3	G1	Power	_	Output of the VBUS to 3.3 V LDO or connected to VIN_3V3 by a switch. Main internal supply rail. Used to power optional external flash memory. Bypass with capacitance CLDO_3V3 to GND.		
NAME         NO.           VIN_3V3         H1, F10         Power           VDDIO         B1         Power           VOUT_3V3         H2         Power           LDO_3V3         G1         Power           LDO_1V8A         K1         Power           LDO_1V8D         A2         Power           LDO_BMC         E1         Power		_	Output of the 3.3-V or 1.8-V LDO for core analog circuits. Bypass with capacitance CLDO_1V8A to GND.			
NAME         NO.         TYPE         STA           VIN_3V3         H1, F10         Power         -           VDDIO         B1         Power         -           VOUT_3V3         H2         Power         -           LDO_3V3         G1         Power         -           LDO_1V8A         K1         Power         -           LDO_1V8D         A2         Power         -		_	Output of the 3.3-V or 1.8-V LDO for core digital circuits. Bypass with capacitance CLDO_1V8D to GND.			
LDO_BMC	E1	Power	_	Output of the 1.1V output level LDO. Bypass with capacitance CLDO_BMC to GND.		
PA_USB_P	K6	Analog I/O	Hi-Z	Port A USB D+ connection.		
PA_USB_N	L6	Analog I/O	Hi-Z	Port A USB D- connection.		
PB_USB_P	K7	Analog I/O	Hi-Z	Port B USB D+ connection.		
PB_USB_N	L7	Analog I/O	Hi-Z	Port B USB D- connection.		
USB_RP_P	L5	Analog I/O	Hi-Z	System-side USB2.0 high-speed connection to port multiplexer. Ground pin with between 1- $k\Omega$ and 5-M $\Omega$ resistance when unused.		
USB_RP_N	K5	Analog I/O	Hi-Z	System-side USB2.0 high-speed connection to port multiplexer. Ground pin with between 1- $k\Omega$ and 5-M $\Omega$ resistance when unused.		
SENSE	B10	Analog input	Analog input	Short pin to VBUS.		
SENSE	A10	Analog input	Analog input	Short pin to VBUS.		
SS	H7	Analog output	Driven low	Soft Start. Tie pin to capacitance CSS to ground.		
R_OSC	G2	Analog I/O	Hi-Z	External resistance setting for oscillator accuracy. Connect R_OSC to GND through resistance RR_OSC.		
PP_5V0_EN	G11	Digital I/O	Hi-Z	Input enable signal for PP_5V0 power path.		
CONFIG	H6	Analog input	Hi-Z	Boot Configuration pin. Tie directly to ground.		
BB_BOOT_OK	K3	Digital I/O	Hi-Z	Output. Driven high once the TPS65982BB has completed its boot and configuration routines.		
BB_EN	G10	Digital I/O	Hi-Z	Input. When driven high enables billboard output on PA_USB_P and PA_USB_N.		
BB_SRST	L3	Digital I/O	Hi-Z	Input. When asserted high, initiates a soft reset of the TPS65982BB.		
BB_PLUG_PB	K2	Digital I/O	Hi-Z	Input. Signals the TPS65982BB to enable the USB billboard on the PA_USB pins.		
BB_PLUG_PA	L2	Digital I/O	Hi-Z	Input. Signals the TPS65982BB to enable the USB billboard on the PB_USB pins.		
HRESET	D6	Digital Input	Hi-Z	Active high hardware reset input. Assertion causes a reboot sequence. Ground pin when HRESET functionality will not be used.		
I2C_SDA1	D1	Digital I/O	Digital input	$\rm I^2C$ port 1 serial data. Open-drain output. Tie pin to LDO_3V3 or VDDIO (depending on configuration) through a 10-k $\Omega$ resistance when used or unused.		
I2C_SCL1	D2	Digital I/O	Digital input	$I^2$ C port 1 serial clock. Open-drain output. Tie pin to LDO_3V3 or VDDIO (depending on configuration) through a 10-k $\Omega$ resistance when used or unused.		
I2C_IRQ1Z	C1	Digital output	Hi-Z	I <sup>2</sup> C port 1 interrupt. Active low. Implement externally as an open drain with a pullup resistance. Float pin when unused.		
I2C_SDA2	A5	Digital I/O	Digital input	l <sup>2</sup> C port 2 serial data. Open-drain output. Tie pin to LDO_3V3 or VDDIO (depending on configuration) through a 10-kΩ resistance when used or unused.		
I2C_SCL2	B5	Digital I/O	Digital input	$\rm I^2C$ port 2 serial clock. Open-drain output. Tie pin to LDO_3V3 or VDDIO (depending on configuration) through a 10-k $\Omega$ resistance when used or unused.		
I2C_IRQ2Z	В6	Digital output	Hi-Z	I <sup>2</sup> C port 2 interrupt. Active low. Implement externally as an open drain with a pullup resistance. Float pin when unused.		
I2C_ADDR	F1	Analog I/O	Analog input	Sets the I <sup>2</sup> C address for both I <sup>2</sup> C ports.		
SPI_CLK	А3	Digital output	Digital input	t SPI serial clock. Ground pin when unused		
SPI_MOSI	B4	Digital output	Digital input	SPI serial master output to slave. Ground pin when unused.		
SPI_MISO	A4	Digital input	Digital input	SPI serial master input from slave. This pin is used during boot sequence to determine if the optional flash memory is valid. Refer to the <i>Device Functional Modes</i> section for more details. Ground pin when unused.		

Submit Documentation Feedback



# Pin Functions (continued)

PIN		TVDE	POR	DESCRIPTION
NAME	1101		STATE	DESCRIPTION
SPI_SSZ	В3	Digital output	Digital input	SPI slave select. Ground pin when unused.
GND	A1, A6, A7, A8, B7, B8, D5, D8, E4, E5, E6, E7, E8, F5, F6, F7, F8, G5, G6, G7, G8, H4, H5, H8, H10, J1, J2, K4, K8, L1, L4, L8	Ground	NA	Ground. Connect all balls to ground plane.
NC	A9, B2, B9, C2, C10, D7, D10, E2, E10, E11, F2, F4, F11, G4, K9, K10, L9, L10, L11	Blank	NA	Populated Ball that must remain unconnected.
No Ball	C3, C4, C5, C6, C7, C8, C9, D3, D4, D9, E3, E9, F3, F9, G3, G9, H3, H9, J3, J4, J5, J6, J7, J8, J9	Blank	NA	Unpopulated Ball for A1 marker and unpopulated inner ring.



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
	Input voltage (2)  Output voltage (2)  Io I/O voltage (2)  Operating junction to	PP_5V0	-0.3	6	
.,	Innut valtage (2)	VIN_3V3	-0.3	3.6	.,
VI	input voitage 7	SENSE	-0.3	6	V
		VDDIO	-0.3	LDO_3V3 + 0.3	
		LDO_1V8A, LDO_1V8D, LDO_BMC	-0.3	2	
$V_{\text{IO}}$	Output voltage <sup>(2)</sup>	LDO_3V3	-0.3	3.45	V
		VOUT_3V3, I2C _IRQ1Z, I2C_IRQ2Z, SPI_MOSI, SPI_CLK, SPI_SSZ, I2C_ADDR	-0.3 3.45 -0.3 LDO_3V3 + 0.3 -0.3 6 -0.3 LDO_3V3 + 0.3		
		VBUS	-0.3	6	
		I2C_SDA1, I2C_SCL1, SPI_MISO, I2C_SDA2, I2C_SCL2, USB_RP_P, USB_RP_N, CONFIG, PP_5V0_EN, BB_BOOT_OK, BB_SRST, BB_PLUG_PB, BB_PLUG_PA	-0.3	LDO_3V3 + 0.3	
V <sub>IO</sub>	I/O voltage (2)	R_OSC	-0.3	2	V
	· ·	HRESET	-0.3   6		
		PA_USB_P, PA_USB_N, PB_USB_P, PB_USB_N (Switches Open)	-2	6	
		PA_USB_P, PA_USB_N, PB_USB_P, PB_USB_N (Switches Closed)	-0.3	6	
$T_{J}$	Operating junction	temperature	-10	125	°C
T <sub>stg</sub>	Storage temperatur	e	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

Submit Documentation Feedback

<sup>(2)</sup> All voltage values are with respect to network GND. All GND pins must be connected directly to the GND plane of the board.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
		VIN_3V3	2.85	3.45	
$V_{I}$	Input voltage (1)	PP_5V0	4.75	5.5	V
	VDDIO	1.7	3.45		
.,	) (1)	VBUS	4	5.5	V
V <sub>IO</sub>	I/O voltage <sup>(1)</sup>	PA_USB_P, PA_USB_N, PB_USB_P, PB_USB_N	-2	5.5	V
T <sub>A</sub>	Ambient operatin	g temperature	-10	85	°C
T <sub>B</sub>	Operating board temperature		-10	100	°C
TJ	Operating junctio	n temperature	-10	125	°C

<sup>(1)</sup> All voltage values are with respect to network GND. All GND pins must be connected directly to the GND plane of the board.

### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	TPS65982BB ZBH (NFBGA)	UNIT
		96 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	12.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	13	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	13	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 6.5 Power Supply Characteristics

Recommended operating conditions;  $T_A = -10$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTERNAL						
VIN_3V3	Input 3.3-V supply		2.85	3.3	3.45	V
VBUS	Output DC bus voltage.		4	5	5.5	V
PP_5V0	5-V supply input to power VBUS. This supply does not power the TPS65982BB		4.75	5	5.5	V
VDDIO <sup>(1)</sup>	Optional supply for I/O cells		1.7		3.45	V
INTERNAL						
VLDO_3V3	DC 3.3 V generated internally by either a switch from VIN_3V3, an LDO from PP_CABLE, or an LDO from VBUS		2.7	3.3	3.45	V
VLDO_1V8D	DC 1.8 V generated for internal digital circuitry		1.7	1.8	1.9	V
VLDO_1V8A	DC 1.8 V generated for internal analog circuitry		1.7	1.8	1.9	V
VLDO_BMC	DC voltage generated on LDO_BMC. Setting for USB-PD.		1.05	1.125	1.2	V
IOUT_3V3	External DC current supplied by VOUT_3V3				100	mA
ILDO_1V8D	DC current supplied by LDO_1V8D. This is intended for internal loads only but small external loads may be added				50	mA
ILDO_1V8DEX	External DC current supplied by LDO_1V8D				5	mA
ILDO_1V8A	DC current supplied by LDO_1V8A. This is intended for internal loads only but small external loads may be added				20	mA
ILDO_1V8AEX	External DC current supplied by LDO_1V8A				5	mA
ILDO_BMC	DC current supplied by LDO_BMC. This is intended for internal loads only				5	mA
ILDO_BMCEX	External DC current supplied by LDO_BMC				0	mA
VFWD_DROP	Forward voltage drop across VIN_3V3 to LDO_3V3 switch	I <sub>LOAD</sub> = 50 mA	25	60	90	mV
RIN_3V3	Input switch resistance from VIN_3V3 to LDO_3V3	V <sub>VIN_3V3</sub> – V <sub>LDO_3V3</sub> > 50 mV	0.5	1.1	1.75	Ω
ROUT_3V3	Output switch resistance from VIN_3V3 to VOUT_3V3			0.35	0.7	Ω
TR_OUT3V3	10-90% rise time on VOUT_3V3 from switch enable	C <sub>VOUT_3V3</sub> = 1 μF	35		120	μs

<sup>(1)</sup> I/O buffers are not fail-safe to LDO\_3V3. Therefore, VDDIO may power-up before LDO\_3V3. When VDDIO powers up before LDO\_3V3, the I/Os shall not be driven high. When VDDIO is low and LDO\_3V3 is high, the I/Os may be driven high.

Submit Documentation Feedback



### 6.6 Power Supervisor Characteristics

Recommended operating conditions;  $T_A = -10$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UV_LDO3V3	Undervoltage threshold for LDO_3V3. Locks out 1.8-V LDOs	LDO_3V3 rising	2.2	2.325	2.45	V
UVH_LDO3V3	Undervoltage hysteresis for LDO_3V3	LDO_3V3 falling	20	80	150	mV
UV_5V0	Undervoltage threshold for PP_5V0	PP_5V0 rising	3.5	3.725	3.95	V
UVH_5V0	Undervoltage hysteresis for PP_P5V0	PP_5V0 falling	20	80	150	mV
OV_VBUS	Overvoltage threshold for VBUS.	VBUS rising	5		24	V
OVLSB_VBUS	Overvoltage threshold step for VBUS. This value is the LSB of the programmable threshold	VBUS rising		328		mV
OVH_VBUS	Overvoltage hysteresis for VBUS	VBUS falling, % of OV_VBUS	0.9%	1.3%	1.7%	
UV_VBUS	Undervoltage threshold for VBUS.	VBUS falling	2.5		18.21	V
UVLSB_VBUS	Undervoltage threshold step for VBUS. This value is the LSB of the programmable threshold	VBUS falling		249		mV
UVH_VBUS	Undervoltage hysteresis for VBUS	VBUS rising, % of UV_VBUS	0.9%	1.3%	1.7%	

### 6.7 Power Consumption Characteristics

Recommended operating conditions; T<sub>A</sub> = 25°C (Room temperature) unless otherwise noted<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IVIN_3V3 in sleep	VIN_3V3 = VDDIO = 3.45 V, VBUS = 0, 100-kHz oscillator running		71		μΑ
IVIN_3V3 idle	VIN_3V3 = VDDIO = 3.45 V, VBUS=0, 100-kHz oscillator running, 48-MHz oscillator running		2.2		mA
IVIN_3V3 active	VIN_3V3 = VDDIO = 3.45 V, VBUS = 0, 100-kHz Oscillator running, 48-MHz oscillator running		5.3		mA

<sup>(1)</sup> Application code can result in other power consumption measurements by adjusting enabled circuitry and clock rates. Application code also provisions the wake-up mechanisms (for example, I<sup>2</sup>C activity and GPIO activity).

### 6.8 Port-Power Switch Characteristics

Recommended operating conditions;  $T_A = -10$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
RPP5V	PP_5V0 to VBUS power switch resistance			50	60	mΩ
IPP5VACT	Active quiescent current from PP_5V0				1	mA
IPP5VSD	Shutdown quiescent current from PP_5V0				100	μА
ILIMPP5V	PP_5V0 current limit		3.019	3.355	3.69	
IPP5V ACC <sup>(2)</sup>		I = 100 mA, reverse current blocking disabled	1.95	3	4.05	A/V
	PP_5V0 current sense accuracy	I = 200 mA	2.4	3	3.6	A/V
		I = 500 mA	2.64	3	3.36	A/V
		I ≥ 1 A	2.7	3	3.3	A/V
TON_5V	PP_5V0 path turn on time from enable to VBUS = 95% of PP_5V0 voltage	Configured as a source or as a sink with soft start disabled. PP_5V0 = 5 V, CVBUS = 10 $\mu$ F, ILOAD = 100 mA			2.5	ms
VREV5V0	Reverse-current blocking voltage threshold for PP_5V0 switches		2	6	10	mV
VSAFE0V	Voltage that is a safe 0 V per USB-PD Specifications		0		0.8	٧

<sup>1)</sup> Maximum capacitance on VBUS when configured as a source must not exceed 12 µF.

Product Folder Links: TPS65982BB

<sup>(2)</sup> The current sense in the ADC does not accurately read below the current VREV5V0/RPP5V or VREVHV/RPPHV because of the reverse blocking behavior. When reverse blocking is disabled, the values given for accuracy are valid.



### 6.9 Port-Data Multiplexer Characteristics

Recommended operating conditions;  $T_A = -10$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
USB_RP MULTIPLEXER PATH(1)(2)								
LICE DON	On registered of LICE DD to Dv. LICE D/N	V <sub>i</sub> = 3 V, I <sub>O</sub> = 20 mA		4.5	10	Ω		
USB_RON	On resistance of USB_RP to Px_USB_P/N	$V_i = 400 \text{ mV}, I_O = 20 \text{ mA}$		3	7	2.2		
USB_ROND	On-resistance difference between P and N paths of USB_RP to Px_USB_P/N	$V_i = 0.4 \text{ V to 3 V}, I_O = 20 \text{ mA}$	-0.15		0.15	Ω		
LICE TON	Switch-on time from enable of USB USB_RP path	Time from enable bit with charge pump off			150			
USB_TON		Time from enable bit at charge- pump steady state			15	μs		
USB_TOFF	Switch-off time from disable of USB_RP path	Time from disable bit at charge- pump steady state			500	ns		
USB_BW	3-dB bandwidth of USB_RP path	C <sub>L</sub> = 10 pF	850			MHz		
USB_ISO	Off isolation of USB_RP path	$R_L$ = 50 $\Omega$ , $V_I$ = 800 mV, f = 240 MHz			-19	dB		
USB_XTLK	Channel-to-channel crosstalk of USB_RP path	$R_L$ = 50 $\Omega$ , f = 240 MHz			-26	dB		

<sup>(1)</sup> All RON specified maximums are the maximum of either of the switches in a pair. All ROND specified maximums are the maximum difference between the two switches in a pair. ROND does not add to RON.

## 6.10 Port-Data Multiplexer Clamp Characteristics

Recommended operating conditions;  $T_A = -10$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VCLMP_IND	Clamp voltage triggering indicator to the digital core		3.8	3.95	4.1	V
ICLMP_IND	Clamp current at VCLMP_IND		10		250	μΑ
TCLMP_PRT <sup>(1)</sup>	Time from clamp-current crossing ICLMP_IND to interrupt signal assertion	I ≥ ICLMP_IND rising	0		4	μS
ICLMP	USB_EP and USB_RP port-clamp current	V = LDO_3V3			250	nA
		V = VCLMP_IND + 500 mV	3.5		15	mA

<sup>(1)</sup> The TCLMP\_PRT time includes the time through the digital synchronizers. When the clock speed is reduced, the signal assertion time can be longer.

## 6.11 Port-Data Multiplexer Signal Monitoring Pullup and Pulldown Characteristics

Recommended operating conditions;  $T_A = -10$  to +85°C unless otherwise noted

3 · · · · · · · · · · · · · · · · · · ·							
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
RPU05	500- $\Omega$ pullup and pulldown resistance	LDO_3V3 = 3.3 V	350	500	650	Ω	
RTPU5	5-kΩ pullup and pulldown resistance	LDO_3V3 = 3.3 V	3.5	5	6.5	kΩ	
RPU100	100-kΩ pullup and pulldown resistance	LDO_3V3 = 3.3 V	70	100	130	kΩ	

Product Folder Links: TPS65982BB

<sup>(2)</sup> See the USB Endpoint Characteristics table for the USB\_EP specifications.



## 6.12 USB Endpoint Characteristics

Recommended operating conditions;  $T_A = -10$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRANSMITTER(	1)					
T_RISE_EP	Rising transition time	Low-speed (1.5 Mbps) data rate only	75		300	ns
T_FALL_EP	Falling transition time	Low-speed (1.5 Mbps) data rate only	75		300	ns
T_RRM_EP	Rise and fall time matching	Low-speed (1.5 Mbps) data rate only	-20%		25%	
V_XOVER_EP	Output crossover voltage		1.3		2	V
RS_EP	Source resistance of driver including 2nd-stage port- data multiplexer			34		Ω
DIFFERENTIAL	RECEIVER (1)					
VOS_DIFF_EP	Input offset		-100		100	mV
VIN_CM_EP	Common-mode range		0.8		2.5	V
RPU_EP	D– bias resistance	Receiving	1.425		1.575	kΩ
SINGLE ENDED	RECEIVER <sup>(1)</sup>					
VTH_SE_EP	Single ended threshold	Signal rising or falling	0.8		2	V
VHYS_SE_EP	Single ended threshold hysteresis	Signal falling		200		mV

<sup>(1)</sup> The USB endpoint PHY is functional across the entire VIN\_3V3 operating range, but parameter values are only verified by design for VIN\_3V3 ≥ 3.135 V

## 6.13 Input/Output (I/O) Characteristics

Recommended operating conditions;  $T_A = -10$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPI						
SPI_VIH	High-level input voltage	LDO_3V3 = 3.3 V	2			V
SPI_VIL	Low-level input voltage	LDO_3V3 = 3.3 V			0.8	٧
SPI_HYS	Input hysteresis voltage	LDO_3V3 = 3.3 V	0.2			V
SPI_ILKG	Leakage current	Output is Hi-Z, V <sub>IN</sub> = 0 to LDO_3V3	-1		1	μΑ
CDL VOLL	CDI autout high valtage	I <sub>O</sub> = -8 mA, LDO_3V3=3.3 V	2.9			V
SPI_VOH	SPI output high voltage	I <sub>O</sub> = -15 mA, LDO_3V3=3.3 V	2.5			V
SPI_VOL	SPI output low voltage	I <sub>O</sub> = 10 mA			0.4	V
SPI_VOL	SPI output low voltage	I <sub>O</sub> = 20 mA			8.0	V
GPIO, MRESET						
GPIO_VIH	High level input veltage	LDO_3V3 = 3.3 V	2			V
GPIO_VIH	High-level input voltage	VDDDIO = 1.8 V	1.25			V
GPIO_VIL	Lour lovel input valtage	LDO_3V3 = 3.3 V			8.0	V
	Low-level input voltage	VDDIO = 1.8 V			0.63	V
GPIO_HYS	Input hysteresis voltage	LDO_3V3 = 3.3 V	0.2			V
		VDDIO = 1.8 V	0.09			V
GPIO_ILKG	I/O leakage current	INPUT = 0 V to VDD	-1		1	μΑ
GPIO_RPU	Pullup resistance	Pullup enabled	50	100	150	kΩ
GPIO_RPD	Pulldown resistance	Pulldown enabled	50	100	150	kΩ
GPIO_DG	Digital input path deglitch			20		ns
CDIO VOLI	CDIC sustaint high voltage	IO = -2 mA, LDO_3V3 = 3.3 V	2.9			V
GPIO_VOH	GPIO output high voltage	IO = -2 mA, VDDIO = 1.8 V	1.35			V
CDIO VOI	CDIC sustaint law valtage	IO = 2 mA, LDO_3V3 = 3.3 V			0.4	V
GPIO_VOL	GPIO output low voltage	IO = 2 mA, VDDIO = 1.8 V			0.45	V
HRESET					·	
HRESET_VIH	High-level input voltage		1.25			V
HRESET_VIL	Low-level input voltage				0.63	V
HRESET_HYS	Input hysteresis Voltage		0.09			٧
HRESET_ILKG	I/O leakage current	INPUT = 0 V to LDO_1V8D	-1		1	μΑ

Copyright © 2018–2020, Texas Instruments Incorporated



# Input/Output (I/O) Characteristics (continued)

Recommended operating conditions;  $T_A = -10$  to +85°C unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
HRESET_THIGH	HRESET minimum high time to assert a reset condition.		0.6			mo	
HRESET_TLOW	HRESET minimum low time to deassert a reset condition.		0.6			ms	
I2C_IRQ1Z, I2C_IRQ2Z							
OD_VOL	Low-level output voltage	IOL = 2 mA			0.4	V	
OD_LKG	Leakage current	Output is Hi-Z, V <sub>IN</sub> = 0 to LDO_3V3	-1		1	μΑ	

## 6.14 I<sup>2</sup>C Slave Characteristics

Recommended operating conditions;  $T_A = -10$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
SDA and SC	L COMMON CHARACTERISTICS				
ILEAK	Input leakage current	Voltage on pin = LDO_3V3	-3	3	μΑ
VOL	CDA autout law valtage	IOL = 3 mA, LDO_3V3 = 3.3 V		0.4	٧
VOL	SDA output low voltage	IOL = 3 mA, VDDIO = 1.8 V		0.36	٧
IOL	SDA maximum output-low current	VOL = 0.4 V	3		mA
IOL	SDA maximum output-tow current	VOL = 0.6 V	6		IIIA
VIL	Input low signal	LDO_3V3 = 3.3 V		0.99	V
VIL	input low signal	VDDIO = 1.8 V		0.54	٧
VIH	Input high signal	LDO_3V3 = 3.3 V	2.31		V
***	input night digital	VDDIO = 1.8 V	1.26		•
VHYS	Input hysteresis	LDO_3V3 = 3.3 V	0.17		V
******	input hydiologic	VDDIO = 1.8 V	0.09		•
TSP	I <sup>2</sup> C pulse width suppressed			50	ns
CI	Pin Capacitance			10	pF
SDA and SC	L STANDARD MODE CHARACTERISTICS				
FSCL	I <sup>2</sup> C clock frequency		0	100	kHz
THIGH	I <sup>2</sup> C clock high time		4		μS
TLOW	I <sup>2</sup> C clock low time		4.7		μS
TSUDAT	I <sup>2</sup> C serial data-setup time		250		ns
THDDAT	I <sup>2</sup> C serial data-hold time		0		ns
TVDDAT	I <sup>2</sup> C valid data time	SCL low to SDA output valid		3.4	μS
TVDACK	I <sup>2</sup> C valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.4	μS
TOCF	I <sup>2</sup> C output fall time	10 pF to 400 pF bus		250	ns
TBUF	I <sup>2</sup> C bus free time between stop and start		4.7		μS
TSTS	I <sup>2</sup> C start or repeated start condition setup time		4.7		μS
TSTH	I <sup>2</sup> C start or repeated start condition hold time		4		μS
TSPS	I <sup>2</sup> C stop-condition setup time		4		μS
SDA and SC	L FAST MODE CHARACTERISTICS				
FSCL	I <sup>2</sup> C clock frequency		0	400	kHz
THIGH	I <sup>2</sup> C clock high time		0.6		μS
TLOW	I <sup>2</sup> C clock low time		1.3		μS
TSUDAT	I <sup>2</sup> C serial data-setup time		100		ns
THDDAT	I <sup>2</sup> C serial data-hold time		0		ns
TVDDAT	I <sup>2</sup> C valid data time	SCL low to SDA output valid	0	0.9	
TVDACK	I <sup>2</sup> C valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		0.9	μS μS
		10 pF to 400 pF bus, VDD = 3.3 V	12	250	)
TOCF	I <sup>2</sup> C output fall time	10 pF to 400 pF bus, VDD = 1.8 V	6.5	250	ns
TBUF	I <sup>2</sup> C bus free time between stop and start		1.3		μS

Submit Documentation Feedback



## I<sup>2</sup>C Slave Characteristics (continued)

Recommended operating conditions;  $T_A = -10$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TSTS	I <sup>2</sup> C start or repeated start condition setup time		0.6			μS
TSTH	I <sup>2</sup> C start or repeated start condition hold time		0.6			μS
TSPS	I <sup>2</sup> C stop-condition setup time		0.6			μS

## 6.15 Thermal Shutdown Characteristics

Recommended operating conditions;  $T_A = -10$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TSD_MAIN	Thermal shutdown temperature of the main thermal shutdown	Temperature rising	145	160	175	°C
TSDH_MAIN	Thermal shutdown hysteresis of the main thermal shutdown	Temperature falling		20		°C
TSD_PWR	Thermal shutdown temperature of the power-path block	Temperature rising	135	150	165	°C
TSDH_PWR	Thermal shutdown hysteresis of the power-path block	Temperature falling		37		°C
TSD_DG	Programmable thermal shutdown detection deglitch time				0.1	ms

## 6.16 Oscillator Characteristics

Recommended operating conditions;  $T_A = -10$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FOSC_48M	48-MHz oscillator		47.28	48	48.72	MHz
FOSC_100K	100-kHz oscillator		95	100	105	kHz
RR_OSC	External oscillator set resistance (0.2%)		14.98 5	15	15.01 5	kΩ


## 6.17 SPI Master Switching Characteristics

Recommended operating conditions;  $T_{\Delta} = -10$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FSPI	Frequency of SPI_CLK		11.82	12	12.18	MHz
TPER	Period of SPI_CLK (1/F_SPI)		82.1	83.33	84.6	ns
TWHI	SPI_CLK high width		30			ns
TWLO	SPI_CLK low width		30			ns
TDACT	SPI_SZZ falling to SPI_CLK rising delay time		30		50	ns
TDINACT	SPI_CLK falling to SPI_SSZ rising delay time		160		180	ns
TDMOSI	SPI_CLK falling to SPI_MOSI Valid delay time		<b>-</b> 5		5	ns
TSUMISO	SPI_MISO valid to SPI_CLK falling setup time		21			ns
THDMSIO	SPI_CLK falling to SPI_MISO invalid hold time		0			ns
TRSPI	SPI_SSZ/CLK/MOSI rise time	10% to 90%, C <sub>L</sub> = 5 pF to 50 pF, LDO_3V3 = 3.3 V	0.1		8	ns
TFSPI	SPI_SSZ/CLK/MOSI fall time	90% to 10%, C <sub>L</sub> = 5 pF to 50 pF, LDO_3V3 = 3.3 V	0.1		8	ns

Product Folder Links: TPS65982BB

# 6.18 Typical Characteristics



## 7 Parameter Measurement Information




Figure 2. I<sup>2</sup>C Slave Interface Timing



# **Parameter Measurement Information (continued)**




Figure 3. SPI Master Timing



## 8 Detailed Description

#### 8.1 Overview

The TPS65982BB is a USB billboard controller for USB Type-C systems. The integrated USB2 data multiplexer allows the billboard controller to be switched between two USB Type-C ports or allows a USB2 device controller to be passed through to the ports.

The TPS65982BB includes an integrated 5V load switch that may be used to supply VBUS power to an additional USB Type-A receptacle. See the *Port-Power Switches* section for a high-level block diagram of the port power switch, a description of the features, and more detailed circuitry.

The port-data multiplexer connects various input pairs to the system port through the PA\_USB\_P, PA\_USB\_N, PB\_USB\_P, PB\_USB\_N pins. For a high-level block diagram of the port-data multiplexer, a description of the features, and more detailed circuitry, refer to the *USB Port-Data Multiplexer* section.

The power-management circuitry receives and provides power to the TPS65982BB internal circuitry and to the VOUT\_3V3 and LDO\_3V3 outputs. See the *Power Management* section for a high-level block diagram of the power management circuitry, a description of the features, and more detailed circuitry.


The digital core provides the engine for handling control of all other TPS65982BB functionality. A portion of the digital core contains ROM memory which contains all the firmware required to execute USB billboard behavior. In addition, a section of the ROM, called *boot code*, is capable of initializing the TPS65982BB device, loading of device configuration information, and loading any code patches into volatile memory in the digital core. See the *Digital Core* section for a description of the features, and more detailed circuitry.

The TPS65982BB is an  $I^2$ C slave to be controlled by a host processor (see the  $I^2$ C slave Interface section), and an SPI master to write to and read from an optional external flash memory (see the SPI Master Interface section).

The TPS65982BB device also integrates a thermal shutdown mechanism (see the *Thermal Shutdown* section) and runs off of accurate clocks provided by the integrated oscillators (see the *Oscillators* section).



## 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Port-Power Switches




Figure 4. Port-Power Paths

### 8.3.1.1 5-V Power Delivery

The TPS65982BB device provides a power switch to VBUS from PP\_5V0. The switch path provides 5 V at up to 3 A to from PP\_5V0 to VBUS. Figure 4 shows a simplified circuit for the switch from PP\_5V0 to VBUS.

Copyright © 2018–2020, Texas Instruments Incorporated



#### 8.3.1.2 5-V Power Switch

The PP\_5V0 path is unidirectional, only sourcing power from PP\_5V0 to VBUS. When the switch is on, the protection circuitry limits reverse current from VBUS to PP\_5V0. Figure 5 shows the I-V characteristics of the reverse-current protection feature. Figure 5 and the reverse-current limit can be approximated using Equation 1.

IREV5V0 = VREV5V0/RPP5V (1)




Figure 5. 5V Switch I-V Curve

#### 8.3.1.3 PP\_5V0 Current Limit

The current through PP\_5V0 to VBUS is limited to ILIMPP5V and is controlled automatically by the digital core. When the current exceeds ILIMPP5V, the current-limit circuit activates. Depending on the severity of the overcurrent condition, the transient response reacts in one of two ways: and Figure 7 show the approximate response time and clamping characteristics of the circuit for a hard short while Figure 8 shows the shows the approximate response time and clamping characteristics for a soft short with a load of 2  $\Omega$ .




Figure 6. PP\_5V0 Current Limit With a Hard Short




Figure 7. PP\_5V0 Current Limit With a Hard Short (Extended Time Base)






Figure 8. PP\_5V0 Current Limit With a Soft Short (2  $\Omega$ )

### 8.3.1.4 VBUS Transition to VSAFE0V

When VBUS transitions to almost 0 V (VSAFE0V), the pulldown circuit in Figure 9 turns on until VBUS reaches VSAFE0V. This transition occurs within the time, TSAFE0V.




Figure 9. PP\_5V0 Slew-Rate Control

#### 8.3.2 USB Port-Data Multiplexer

The includes a USB2 data multiplexor capable of connecting the integrated USB billboard or USB\_RP passthrough to the USB2 D+ and D- pins of up to two USB Type-C connectors. The multiplexor connection state is determined by the state of the BB\_PLUG\_PB and BB\_PLUG\_PA GPIO inputs. PA\_USB\_P, PA\_USB\_N connect to the D+ and D- pins of the "Port A" type-c connector and PB\_USB\_P, PB\_USB\_N connect to the D+ and D- pins of the "Port B" type-c connector.

Copyright © 2018–2020, Texas Instruments Incorporated






Figure 10. Port-Data Multiplexers

#### 8.3.2.1 Port Multiplexer Clamp

Each input to the multiplexer is clamped to prevent voltages on the port from exceeding the safe operating voltage of circuits attached to the system side of the port data multiplexer. Figure 11 shows the simplified clamping circuit. When a path through the multiplexer is closed, the clamp is connected to the one of the port pins (PA\_USB\_P/N, PB\_USB\_P/N). When a path through the multiplexer is not closed, then the port pin is not clamped. As the pin voltage rises above the VCLMP\_IND voltage, the clamping circuit activates, and sinks current to ground, preventing the voltage from rising further.




Figure 11. Port Mux Clamp

## 8.3.2.2 USB2.0 Low-Speed Endpoint

The USB low-speed endpoint is a USB 2.0 low-speed (1.5 Mbps) interface used to support HID class-based accesses. The TPS65982BB device supports control of endpoint EP0. This endpoint enumerates to a USB 2.0 bus to provide USB-Billboard information to a host system as defined in the USB Type-C standard. EP0 is used for advertising the Billboard Class. When a host is connected to a device that provides Alternate Modes that cannot be supported by the host, the Billboard class allows a means for the host to report back to the user without any silent failures.

Figure 12 shows the physical layer of the USB endpoint. The physical layer consists of the analog transceiver, the serial interface engine, and the endpoint FIFOs. The physical layer supports low-speed operation.

0 Submit Documentation Feedback






Figure 12. USB Endpoint PHY

The transceiver is made up of a fully-differential output driver, a differential to single-ended receive buffer and two single-ended receive buffers on the D+/D- independently. The output driver drives the D+/D- of the selected output of the port multiplexer. The signals pass through the port-data multiplexer to the port pins. When driving, the signal is driven through a source resistance RS\_EP. RS\_EP is shown as a single resistor in the USB endpoint PHY but this resistance also includes the resistance of the port-data multiplexer defined in the Port-Data Multiplexer Characteristics table. RPU\_EP is disconnected during transmit mode of the transceiver.

When the endpoint is in receive mode, the resistance RPU\_EP is connected to the D- pin of the A or B port (PA\_USB\_N or PB\_USB\_N) depending on the detected orientation of the cable. The RPU\_EP resistance advertises low-speed mode only.

#### 8.3.3 Power Management

The TPS65982BB power management block receives power and generates voltages to provide power to the TPS65982BB internal circuitry. These generated power rails are LDO\_3V3, LDO\_1V8A, and LDO\_1V8D. The LDO\_3V3 power rail is also a low power output to load an optional external flash memory. The VOUT\_3V3 power rail is a low-power output that does not power internal circuitry that is controlled by the application code and can be used to power other ICs in some applications. Figure 13 shows the power-supply path.






Figure 13. Power Supply Path

The TPS65982BB device is powered from VIN\_3V3. Current flows from VIN\_3V3 to LDO\_3V3 to power the core 3.3-V circuitry and the 3.3-V I/Os. A second LDO steps the voltage down from LDO\_3V3 to LDO\_1V8D and LDO\_1V8A to power the 1.8-V core digital circuitry and 1.8-V analog circuits.

### 8.3.3.1 Power-On and Supervisory Functions

A power-on-reset (POR) circuit monitors each supply. This POR allows the active circuitry to turn on only when a good supply is present. In addition to the POR and supervisory circuits for the internal supplies, a separate programmable voltage supervisor monitors the VOUT\_3V3 voltage.

### 8.3.4 Digital Core

### 8.3.5 Power Reset-Control Module (PRCM)

The PRCM implements all clock management, reset control, and sleep-mode control.

## 8.3.6 Interrupt Monitor

The interrupt control module handles all interrupt from the external GPIO as well as interrupts from internal analog circuits.



## 8.3.7 I<sup>2</sup>C Slave

Two I<sup>2</sup>C interfaces provide interface to the digital core from the system. These interfaces operate as a slave and support low-speed and full-speed signaling. See the  $^{\cancel{P}C}$  Slave Interface section for more information.

#### 8.3.8 SPI Master

The SPI master provides a serial interface to an optional, external flash memory. The optional flash memory can be used to store code patches and or device configurations. The recommended memory is the W25X05CL (64 KB) serial-flash memory. A memory of at least (24 KB) is required for the TPS65982BB device (shared or unshared) if device configuration and patch memory features are used. See the SPI Master Interface section for more information.

#### 8.3.9 Thermal Shutdown

The TPS65982BB device has both a central thermal shutdown to the chip and a local thermal shutdown for the power-path block. The central thermal shutdown monitors the temperature of the center of the die and disables all functions except for supervisory circuitry. This shutdown also halts digital core when die temperature goes above a rising temperature of TSD\_MAIN. The temperature shutdown has a hysteresis of TSDH\_MAIN and when the temperature falls back below this value, the device resumes normal operation. The power-path block has a local thermal-shutdown circuit to detect an overtemperature condition because of overcurrent, and quickly turns off the power switches. The power-path thermal shutdown values are TSD\_PWR and TSDH\_PWR. The output of the thermal shutdown circuit is deglitched by TSD\_DG before triggering. The thermal shutdown circuits generate interrupt events to the digital core.

#### 8.3.10 Oscillators

The TPS65982BB device has two independent oscillators for generating internal clock domains. A 48-MHz oscillator generates clocks for the core during normal operation and clocks for the USB 2.0 endpoint physical layer. An external resistance is placed on the R\_OSC pin to set the oscillator accuracy. A 100-kHz oscillator generates clocks for various timers and clocking the core during low-power states.



#### 8.4 Device Functional Modes

#### 8.4.1 SPI Master Interface

The TPS65982BB device loads any ROM patch, configuration or both from flash memory during the sequence. The SPI master electrical characteristics are defined in *SPI Master Switching Characteristics* and timing characteristics are defined in Figure 3. The TPS65982BB device is designed to power the flash from LDO\_3V3, and therefore pullup resistors used for the flash memory must be tied to LDO\_3V3. The flash memory IC must support a 12-MHz SPI clock frequency. The size of the flash must be at least 24 KB to hold the maximum ROM patch and configuration code outlined in the section. The SPI master of the TPS65982BB device supports SPI Mode 0. For Mode 0, data delay is defined such that data is output on the same cycle as the chip select (SPI\_SSZ pin) becomes active. The chip select polarity is active-low. The clock phase is defined such that data (on the SPI\_MISO and SPI\_MOSI pins) is shifted out on the falling edge of the clock (SPI\_CLK pin) and data is sampled on the rising edge of the clock. The clock polarity for chip select is defined such that when data is not being transferred the SPI\_CLK pin is held (or idling) low. The minimum erasable sector size of the flash must be 4 KB. The W25X05CL device or similar is recommended.

## 8.4.2 I<sup>2</sup>C Slave Interface

The TPS65982BB device has two I<sup>2</sup>C interface ports. I<sup>2</sup>C port 1 is comprised of the I2C\_SDA1, I2C\_SCL1, and I2C\_IRQ1Z pins. I<sup>2</sup>C port 2 is comprised of the I2C\_SDA2, I2C\_SCL2, and I2C\_IRQ2Z pins. These interfaces provide general-status information about the TPS65982BB device and about the ability to control the TPS65982BB behavior.

### 8.4.2.1 PC Interface Description

The TPS65982BB device supports standard and fast mode I<sup>2</sup>C interface. The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a supply through a pullup resistor. The data transfer can only be initiated when the bus is not busy.

A master sending a start condition (a high-to-low transition on the SDA I/O) while the SCL input is high initiates  $I^2C$  communication. After the Start Condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA I/O during the high of the ACK-related clock pulse. On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period as changes in the data line at this time are interpreted as control conditions (START or STOP). The master sends a Stop Condition, a low-to-high transition on the SDA I/O while the SCL input is high.

Any number of data bytes can be transferred from the transmitter to receiver between the start and the stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges, must pull down the SDA line during the ACK clock pulse, so that the SDA line remains low during the high pulse of the ACK-related clock period. When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. The master receiver holding the SDA line high does this. In this event, the transmitter must release the data line to enable the master to generate a stop condition.

Figure 14 shows the start and stop conditions of the transfer. Figure 15 shows the SDA and SCL signals for transferring a bit. Figure 16 shows a data transfer sequence with the ACK or NACK at the last clock pulse.

Submit Documentation Feedback



### **Device Functional Modes (continued)**




Figure 14. I<sup>2</sup>C Definition of Start and Stop Conditions




Figure 15. I<sup>2</sup>C Bit Transfer




Figure 16. I<sup>2</sup>C Acknowledgment

#### 8.4.2.2 PC Clock Stretching

The TPS65982BB device features clock stretching for the I<sup>2</sup>C protocol. The TPS65982BB slave I<sup>2</sup>C port can hold the clock line (SCL) low after receiving (or sending) a byte, indicating that the slave is not yet ready to process more data. The master communicating with the slave must not finish the transmission of the current bit and must wait until the clock line actually goes high. When the slave is clock stretching, the clock line remains low.

The master must wait until it observes the clock line transitioning high plus an additional minimum time (4  $\mu$ s for standard 100 kbps I<sup>2</sup>C) before pulling the clock low again.

Any clock pulse can be stretched but typically it is the interval before or after the acknowledgment bit.

### 8.4.2.3 PC Address Setting

The boot code sets the hardware configurable unique I<sup>2</sup>C address of the TPS65982BB device before the port is enabled to respond to I<sup>2</sup>C transactions. For the I2C1 interface, the unique I<sup>2</sup>C address is determined by the analog level set by the analog I2C\_ADDR strap pin (three bits) as listed in Table 1.



## **Device Functional Modes (continued)**

### Table 1. I<sup>2</sup>C Default Unique Address I2C1<sup>(1)</sup>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	I2C_	_ADDR_DECODE[	2:0]	R/W

<sup>(1)</sup> Any bit is maskable for each port independently providing firmware override of the I<sup>2</sup>C address.

For the I2C2 interface, the unique I2C address is determined by the analog level set by the analog I2C\_ADDR strap pin (three bits) as listed in Table 2.

Table 2. I<sup>2</sup>C Default Unique Address I2C2<sup>(1)</sup>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	0	I2C_	ADDR_DECODE	[2:0]	R/W

<sup>(1)</sup> ny bit is maskable for each port independently, providing firmware override of the I<sup>2</sup>C address.

### 8.4.2.4 Unique-Address Interface

The unique-address interface allows for complex interaction between an I<sup>2</sup>C master and a single TPS65982BB device. The I<sup>2</sup>C slave sub-address is used to receive or respond to the protocol commands of the host interface. Figure 17 and Figure 18 show the write and read protocol for the I<sup>2</sup>C slave interface. Figure 19 provides a key to explain the terminology used. The key to the protocol diagrams is in the SMBus specification and is repeated here in part.




Figure 17. I<sup>2</sup>C Unique Address-Write Register Protocol




Figure 18. I<sup>2</sup>C Unique Address-Read Register Protocol






Figure 19. I<sup>2</sup>C Read/Write Protocol Key

## 8.4.2.5 PC Pin Address Setting

To enable the setting of multiple  $I^2C$  addresses using a single TPS65982BB pin, a resistance is placed externally on the  $I2C\_ADDR$  pin. The internal ADC then decodes the address from this resistance value. Figure 20 shows the decoding.




Figure 20. I<sup>2</sup>C Address Decode



Table 3 lists the external resistance required to set bits [3:1] of the I<sup>2</sup>C unique address.

Table 3. I<sup>2</sup>C Address Resistance

TPS65982BB DEVICE	EXTERNAL RESISTANCE (1%)	I <sup>2</sup> C UNIQUE ADDRESS [3:1]
Device 0	0	0x00
Device 7	38.3k	0x01
Device 6	84.5k	0x02
Device 5	140k	0x03
Device 4	205k	0x04
Device 3	280k	0x05
Device 2	374k	0x06
Device 1	Open	0x07



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS65982BB is controlled through I<sup>2</sup>C and GPIO to perform the billboard function for two USB Type-C ports. The external flash is connected through SPI to the TPS65982BB and contains the firmware to execute the billboard function. Alternatively, an embedded controller (EC) or PD controller is capable of loading the firmware to the TPS65982BB through I<sup>2</sup>C. Generally the PD controller is used to control the TPS65982BB through GPIO and I<sup>2</sup>C as the PD controller is managing the USB Type-C ports.

### 9.2 Typical Application




Figure 21. Example Schematic

#### 9.2.1 VBUS Load Switch

The load switch is capable of providing up to 3A for multiple USB Type-A receptacles. The 22uF capacitance on PP\_5V0 is for the local PP\_5V0 pins. There should be additional capacitance on the SYS\_5V0 that should be able to support load transients for the number of ports used in the system. The VBUS side capacitance should be less than PP\_5V0 to optimize the over current protection.

Copyright © 2018–2020, Texas Instruments Incorporated Submit Documenta



### **Typical Application (continued)**

#### **9.2.2 HRESET**

HRESET is the hardware reset on the TPS65982BB and it is a 1.8V (Max) pin. Most PD Controllers and ECs will drive to 3.3V and will require a resistor divider to drive the HRESET pin.

### 9.2.3 Dual Port Billboard Support

The TPS65982BB will route the USB2 paths from two USB Type-C ports and provide VBUS with over current protection to a USB Type-A receptacle or a USB Hub. The TPS65982BB implements a "first come – first serve" with the two USB2 paths, where the USB2 connection to the USB Type-A or USB Hub is connected to the USB Type-C port that was connected first. The device will maintain that connection until all connections are removed. When the PD controller fails to enter an alternate mode, the PD controller will communicate to the TPS65982BB through I<sup>2</sup>C to enable the billboard function. Upon receiving the I<sup>2</sup>C command, the TPS65982BB will connect its USB endpoint to the connected Type-C port and will be able to send the proper billboard message. The block diagram below shows the system application for billboard support for two Type-C ports.




Figure 22. Application Block Diagram

Submit Documentation Feedback



## 10 Power Supply Recommendations

#### 10.1 3.3-V Power

### 10.1.1 1VIN 3V3 Input Switch

The VIN\_3V3 input is the main supply to the TPS65982BB device. The VIN\_3V3 switch (S1 in Figure 13) is a unidirectional switch from VIN\_3V3 to LDO\_3V3, not allowing current to flow backwards from LDO\_3V3 to VIN\_3V3. This switch is on when 3.3 V is available. See Table 4 for the recommended external capacitance on the VIN\_3V3 pin.

### 10.1.2 VOUT 3V3 Output Switch

The VOUT\_3V3 output switch (S2 in Figure 13) enables a low-current auxiliary supply to an external element. This switch is controlled by and is off by default. See Table 4 for the recommended external capacitance on the VOUT\_3V3 pin.

#### 10.2 1.8-V Core Power

The internal circuitry is powered from 1.8 V. Two LDOs step the voltage down from LDO\_3V3 to 1.8 V. One LDO powers the internal digital circuits. The other LDO powers the internal low-voltage analog circuits.

### 10.2.1 1.8-V Digital LDO

The 1.8-V digital LDO provides power to all internal low-voltage digital circuits which includes the digital core, memory, and other digital circuits. See Table 4 for the recommended external capacitance on the LDO\_1V8D pin.

### 10.2.2 1.8-V Analog LDO

The 1.8-V analog LDO provides power to all internal low-voltage analog circuits. See Table 4 for the recommended external capacitance on the LDO\_1V8A pin.

Copyright © 2018–2020, Texas Instruments Incorporated



#### **10.3 VDDIO**

The VDDIO pin provides a secondary input allowing some I/Os to be powered by a source other than LDO\_3V3. The default state is power from LDO\_3V3. The memory stored in the flash configures the I/Os to use LDO\_3V3 or VDDIO as a source. The application code automatically scales the input and output voltage thresholds of the I/O buffer accordingly. See the section for more information on the I/O buffer circuitry. See Table 4 for the recommended external capacitance on the VDDIO pin.

## 10.3.1 Recommended Supply Load Capacitance

Table 4 lists the recommended board capacitances for the various supplies. The typical capacitance is the nominally rated capacitance that must be placed on the board as close to the pin as possible. The maximum capacitance must not be exceeded on pins for which it is specified. The minimum capacitance is minimum capacitance allowing for tolerances and voltage derating ensuring proper operation.

**Table 4. Recommended Supply Load Capacitance** 

			CAPACITANCE				
PARAMETER	DESCRIPTION	VOLTAGE RATING	MIN (ABS MIN)	TYP (TYP PLACED)	MAX (ABS MAX)		
CVIN_3V3	Capacitance on VIN_3V3	6.3 V	5 μF	10 μF			
CLDO_3V3	Capacitance on LDO_3V3	6.3 V	5 μF	10 μF	25 µF		
CVOUT_3V3	Capacitance on VOUT_3V3	6.3 V	0.1 μF	1 μF	2.5 μF		
CLDO_1V8D	Capacitance on LDO_1V8D	4 V	500 nF	2.2 µF	12 µF		
CLDO_1V8A	Capacitance on LDO_1V8A	4 V	500 nF	2.2 µF	12 µF		
CLDO_BMC	Capacitance on LDO_BMC	4 V	1 μF	2.2 µF	4 μF		
CVDDIO	Capacitance on VDDIO. When shorted to LDO_3V3, the CLDO_3V3 capacitance may be shared.	6.3 V	0.1 µF	1 μF			
CVBUS	Capacitance on VBUS	25 V	0.5 μF	1 μF	12 µF		
CPP_5V0	Capacitance on PP_5V0	10 V	2.5 µF	4.7 μF			
CSS	Capacitance on soft start pin	6.3 V		220 nF			



## 11 Layout

### 11.1 Layout Guidelines

Proper placement and routing will maintain signal integrity for the high speed signals and power integrity for the VBUS power switch. The following guidelines show the recommended methodology to properly route all required signals. Board manufacturing capabilities must be taken into account with any layout to guarantee manufacturability.

### 11.2 Layout Example

The layout example is based on the schematic below. Other system components are not shown as they have their own layout recommendations.




Figure 23. Layout Example Schematic


### 11.2.1 Component Placement

The recommended placement is to have the TPS65982BB on the Top Layer and have all of the passive components on the opposite layer of the PCB. This will significantly reduce solution size and allows for more clearance for the high speed and interface signals. The figures below show the top and bottom placement.

Copyright © 2018–2020, Texas Instruments Incorporated



### **Layout Example (continued)**



#### 11.2.2 Recommended Via Size and Trace Widths

For all LDO voltages, GPIO, Interface (I<sup>2</sup>C/SPI) and VIN\_3V3 a single via connection to the pads on the TPS65982BB is sufficient. For PP\_5V0 and VBUS it is recommended to use 4 vias to reduce inductance through the VBUS switch and to have low resistive connection to the bulk cap on the opposite layer. The recommended via is a 16mil diameter / 8mil hole that is filled (epoxy fill or Cu fill) and tented on both sides of the PCB. The tenting will help reduce solder from wicking and lifting the BGA package. The figure below shows the recommended via size.




Figure 26. Recommended Via Size

The table below shows the minimum trace widths. It is recommended to take into account any losses that may be present such as resistance from system supplies to input supply pins (VIN\_3V3).

**Table 5. Minimum Trace Widths** 

Signal	Minimum Width (mil)
VIN_3V3 (H1, B1)	6
LDO_3V3, LDO_1V8A, LDO_1V8D, LDO_BMC	6
GPIO, VIN_3V3 (F10)	4
Component GND	8

Submit Documentation Feedback



### 11.2.3 USB2 Routing

It is important to reduce the number of vias use when routing USB2 signals from the two Type-C receptacles and to the USB Type-A receptacle or USB hub. Routing on the top and bottom layers only will reduce the amount of antenna created when using a through hole via to connect an outer layer to an inner layer. When fanning out the BGA it is recommended to use 4mil traces to get enough clearance to route the width and gap requirements for impedance matching. Follow the USB2 specification and USB Hub requirements for complete routing rules.

#### 11.2.4 Oval Pad for BGA Fanout

The footprint below uses an oval footprint for the outer pads of the BGA. This allows for routing the inner pads through the outer pads. The figure below shows the pad size for the out oval pads.



Figure 27. Example Footprint



Figure 28. Oval Pad Sizing

## 11.2.5 Top and Bottom Layer Complete Routing

The figures below incorporate the guidelines to route all of the required TPS65982BB signals on the top and bottom layer only. For GND and the VBUS switch (PP\_5V0 & VBUS) they are connected all with planes/pours. Follow the amount of vias used and placement to ensure proper grounding and heat dissipation. All vias must be connected to a GND plane.






Figure 29. Top Layer Routing




Figure 30. Bottom Layer Routing



## 12 Device and Documentation Support

## 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- NSR20F30NXT5G data sheet, Schottky Barrier Diode, http://www.onsemi.com/PowerSolutions/product.do?id=NSR20F30NX
- USB Power Delivery Specification Revision 3.0, V2.0 (August 2019)
- USB Type-C Specification Release 2.0 (August 2019)
- Billboard Device Class Spec Revision 1.21 (September 2016)
- USB Battery Charging Specification Revision 1.2 (December 7th, 2010)
- W25X05CL data sheet, 2.5 / 3 / 3.3 V 512K-Bit Serial Flash Memory With 4KB Sectors and Dual I/O SPI, www.winbond.com/hq/product/code-storage-flash-memory/serial-nor-flash/?\_\_locale=en&partNo=W25X05CL

## 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Support Resources

TI E2E<sup>TM</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 12.4 Trademarks

E2E is a trademark of Texas Instruments.

## 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 7-Oct-2021

#### **PACKAGING INFORMATION**

Ord	derable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS	665982BBZBHR	ACTIVE	NFBGA	ZBH	96	2500	RoHS & Green	Call TI	Level-3-260C-168 HR	-10 to 85	TPS65982BB BH	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65982BBZBHR	NFBGA	ZBH	96	2500	330.0	16.4	6.3	6.3	2.1	8.0	16.0	Q1

www.ti.com 25-Sep-2024




### \*All dimensions are nominal

	Device Package Ty		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	TPS65982BBZBHR	NFBGA	ZBH	96	2500	336.6	336.6	31.8



PLASTIC BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated