

### ABSTRACT

This user's guide describes the characteristics, operation, and use of the TPS65219 programming board. To support NVM programming, TI offers two socketed EVMs, one for each package size. TPS65219EVM-SKT is the orderable part number for the 5x5 socketed EVM and TPS65219EVMRSM is the orderable part number for the 4x4 socketed EVM. Each of these EVMs is a fully assembly platform for programming the TPS65219 NVM memory using the onboard USB-to-I<sup>2</sup>C adapter. The PCB includes power terminals and jumpers for all DC regulator inputs and outputs, as well as test points for common measurements.

### **Table of Contents**

1 Introduction	3
2 Requirements	3
2.1 Hardware	
2.2 Software	3
3 TPS65219 Resources Overview	
4 EVM Configuration	5
4.1 Configuring the USB to I <sup>2</sup> C Adapter	5
4.2 Configuration Headers	
4.3 Test Points	6
5 NVM Programming	
5.1 TPS65219EVM-SKT default NVM settings	8
5.2 NVM programming in Initialize State	8
5.3 NVM programming in Initialize State	
6 Graphical User Interface (GUI)	
6.1 TPTS65219 EVM Debugging	
6.2 I <sup>2</sup> C Communication Port and Adapter Debugging	
6.3 Getting Started	
6.4 Collateral Page	
6.5 Register Map Page	
6.6 NVM Configuration Page	
6.7 Sequence Configuration	
6.8 NVM Programming Page	
6.9 Additional Features	
7 Schematics, PCB Layouts, and Bill of Materials	
7.1 TPS65219EVM-SKT Schematic	
7.2 TPS65219EVM-SKT PCB Layers	24
7.3 TPS65219EVM-RSM Schematic	
7.4 TPS65219EVM-RSM PCB Layers	
7.5 Bill of Materials	

# **List of Figures**

Figure 5-1. NVM Programming steps	9
Figure 5-2. NVM Programming steps	11
Figure 6-1. GUI Composer Gallery	12
Figure 6-2. Locating the PMIC GUI in the Gallery	13
Figure 6-3. GUI Software Download Options	13
Figure 6-4. GUI Panel Within the Gallery	14
Figure 6-5. PMIC GUI Desktop Application	15
Figure 6-6. GUI Home Page	16
Figure 6-7. Collateral Page	16

Figure 6-8. Register Map Page	17
Figure 6-9. NVM Configuration Page	18
Figure 6-10. Save/Load Register Options	19
Figure 6-11. Sequence Plotting Tool	19
Figure 6-12. NVM Programming Page	21
Figure 7-1. TPS65219EVM-SKT, Schematic Page 1	22
Figure 7-2. TPS65219EVM-SKT, Schematic Page 2	23
Figure 7-3. TPS65219EVM-SKT, Schematic Page 3	24
Figure 7-4. TPS65219EVM-SKT Top Layer	24
Figure 7-5. TPS65219EVM-SKT Signal Layer 1	24
Figure 7-6. TPS65219EVM-SKT Signal Layer 2	25
Figure 7-7. TPS65219EVM-SKT Signal Layer 3	25
Figure 7-8. TPS65219EVM-SKT Signal Layer 4	25
Figure 7-9. TPS65219EVM-SKT Bottom Layer	25
Figure 7-10. TPS65219EVM-RSM, Schematic Page 1	26
Figure 7-11. TPS65219EVM-RSM, Schematic Page 2	27
Figure 7-12. TPS65219EVM-RSM, Schematic Page 3	28
Figure 7-13. TPS65219EVM-RSM Top Layer	28
Figure 7-14. TPS65219EVM-RSM Signal Layer 1	28
Figure 7-15. TPS65219EVM-RSM Signal Layer 2	29
Figure 7-16. TPS65219EVM-RSM Signal Layer 3	29
Figure 7-17. TPS65219EVM-RSM Signal Layer 4	29
Figure 7-18. TPS65219EVM-RSM Bottom Layer	<mark>29</mark>

# List of Tables

Table 2-1. TPS65219EVM Socket Boards	3
Table 3-1. TPS65219 Power Resources	4
Table 3-2. TPS65219 Multi-function Pins	4
Table 4-1. I2C pull-up supply selection (J7)	5
Table 4-2. PMIC supply selection (J1).	5
Table 4-3. Adapter PMIC Connections	5
Table 4-4. TPS65219 Configuration Headers	<mark>6</mark>
Table 4-5. TPS65219 EVM Test Points	6
Table 5-1. TPS65219EVM-SKT registers NOT configured as 0h	<mark>8</mark>
Table 7-1. Bill of Materials	29

# Trademarks

Cortex<sup>™</sup> is a trademark of Arm Ltd. Chrome<sup>™</sup> is a trademark of Google. Firefox<sup>™</sup> is a trademark of Mozilla. Microsoft Edge<sup>™</sup> is a trademark of Microsoft. ARM<sup>®</sup> is a registered trademark of Arm Ltd. All trademarks are the property of their respective owners.



# 1 Introduction

The TPS65219 PMIC is a highly integrated power management solution for ARM<sup>®</sup> Cortex<sup>™</sup> A53 Processors and FPGAs. This device combines 3 step down converters and 4 low-dropout (LDO) regulators. The Buck1 step down converter can support a load current of up to 3.5A, optimal for the core rail of a processor. All 3 step down converters support non-fixed switching frequency or fixed frequency mode. LDO1 and LDO2 are configurable in both load switch and bypass-mode to support SD-Card configuration. All LDO voltage inputs can be cascaded off the step down converter outputs or use the same system power to enable maximum design and sequencing functionality. Complete with 3 GPIOs and 3 Multi-Function-Pins (MFPs), TPS65219 offers the complete package for full control of the power and sequencing of a System on Chip (SoC).

# 2 Requirements

### 2.1 Hardware

This section list the minimum hardware requirements needed to operate the EVM.

### EVM

One of the TPS65219EVM socket boards listed in Table 2-1:

Та	ble 2-1. TPS65219EVM Socket Boar	ds

Socket Board Part Number	Included PMIC	Package Size
TPS65219EVM-SKT	TPS6521905RHBR	5 mm x 5 mm
TPS65219EVM-RSM	TPS6521905RSMR	4 mm x 4 mm

#### Note

The socketed EVM can be used for re-programming and basic tests (For example: measuring output voltages, colleting power-up sequence waveforms, and so on) but must not be used to test specific performance parameters like load transient and efficiency because the socket pins and the layout of the socket introduce parasitic that do not represent conditions on real applications.

### **Host Computer**

A computer with an available USB port is required to make use of the EVM software. The EVM software

runs on the computer and communicates with the EVM via a USB-A to micro-B cable.

### Power Supply

A 5V DC power supply is required to power the EVM when using an external supply for VSYS. The TPS65219 socketed EVM also has the option to supply VSYS with the 5V coming from the uUSB cable.

### 2.2 Software

### TPS65219-GUI — TPS65219 graphical user interface

The TPS65219-GUI can be used in your browser or as a standalone application. This software provides a simple way to communicate with the device via I2C using the built-in USB2ANY utilizing an MSP430. For details on the GUI installation and setup process, please see Section 6 of this guide. Note that the EVM can power up and operate without use of software.

# 3 TPS65219 Resources Overview

The TPS65219 PMIC has multiple analog and digital resources that can be configured to power different processors, FPGAs and SoCs. Table 3-1 and Table 3-2 summarize some of the key electrical spec specification for the analog rails, the possible supply configurations and programmable features for each regulator.

	Buck1	Buck2/3	LDO1/2	LDO3/4
Input Voltage Range	2.5V to 5.5V	2.5V to 5.5V	1.5V to 5.5V	2.5V to 5.5V
Output Voltage Range	0.6V to 3.4V	0.6V to 3.4V	0.6V to 3.4V	1.2V to 3.3V
Operating Current	Maximum of 3.5A	Maximum of 2A	400mA	300mA
Current Limiting	5.7A to 6.9A	3.9A to 4.7A	600A to 900mA	400A to 900mA
Status Monitoring	UV, NEG_OC, OC, SCG, RV	UV, NEG_OC, OC, SCG, RV	UV, OC, SCG, RV	UV, OC, SCG, RV
Rail Configuration	Buck Converter	Buck Converter	LDO; load switch; bypass- mode	LDO; load switch
Short-Circuit Threshold (SCG)	220mV to 300mV	220mV to 300mV	220mV to 300mV	220mV to 300mV

# Table 3-1. TPS65219 Power Resources

### **TPS65219 Multi function Pins**

TPS65219 has three multi-function-pins that can be configured depending on functional use. Table 3-2 shows the functions available for each of these pins as well as how these functions are configured and operated.

Note: Only one of the following pins, MODE/RESET or MODE/STBY, may be configured as MODE. If both are configured as MODE, MODE/RESET takes priority and MODE/STBY is be ignored.

Pin Name	Pin Configuration	Operation
VSEL_SD/VSEL_DDR	VSEL_SD SD-card-IO-voltage selection	Trigger voltage change between 1.8V and register-based VLDO1 or VLDO2. Polarity is configurable.
	VSEL_DDR DDR-voltage selection	Hard-wired pull-up, pull-down, or floating. Sets VBUCK3 to 1.35V, 1.2V or register- based VBUCK3. Level-sensitive.
MODE/RESET	MODE Forces Buck converters into PWM or auto- entry in PFM-mode	Connected to SoC or hard-wired pull-up/ down. Level-sensitive.
	<b>RESET</b> Forces a WARM or COLD reset.	Connected to SoC. WARM reset: reset output voltages to default COLD reset: sequence down all enabled rails and power up again Edge-sensitive.
MODE/STBY	MODE Forces Buck converters into PWM or auto- entry in PFM-mode	Pin-status determines the switching mode of the buck converters. Assert pin low for longer than t <sub>DEGLITCH_MFP</sub> to force buck regulators into PWM-mode. I <sup>2</sup> C selection also available by writing to MODE_I2C_CTRL in MFP_1_CONFIG register.
	STBY Low power mode	Disables selected rails. Assert pin low for longer than Both MODE and STBY can be combined. Level sensitive.

### Table 3-2. TPS65219 Multi-function Pins



# **4 EVM Configuration**

The following sections outline how to configure the TPS65219EVM for general experimentation.

### **EVM Configuration**

The TPS65219EVM-SKT can be configured as follows:

- 1. Configure regulator input supply rails for the expected application using the jumpers indicated in the "Supply Voltage Setup "
- 2. Configure the multi-function pins externally using the mode configuration descriptions indicated in "Multi-Function pin setup". Please note that the default configuration for regulator choice in SD or DDR voltage selection may differ for each individual NVM configuration (polarity is configurable).
- 3. Connect VSYS to a power supply capable of supporting the application and enable the supply. Typical supply for TPS6521905 is 5V.
- 4. If using a version of TPS65219 configured for First Supply Detection (FSD), the power-up sequence is executed as soon as the 5V supply is connected to VSYS.

Note

The TPS6521905 NVM comes with all the power rails disabled by default. When using this variant, an ON request must be triggered by pressing and releasing the SW1 push-button so the PMIC can detect a rising edge on the EN/PB/VSENSE pin and transition to Active state. Once in Active state, the power rails can be enabled by writing to register *ENABLE\_CTRL*, address 0x02.

# 4.1 Configuring the USB to I<sup>2</sup>C Adapter

An onboard USB2ANY acts as a USB adapter to the PMIC. This adapter allows I<sup>2</sup>C communication to the host PC as well as GPIO assertion and fault monitoring. By default, the onboard MSP430 is powered by the 5 V from the uUSB cable and a discrete 3.3V LDO. Additional configurations are allowed by asserting jumpers J1 and J7, shown in Table 4-1 and Table 4-2. The onboard adapter must have power applied through a valid configuration.

Jumper Pin Selection	Description
Pins 1 and 2 (Default)	External 3.3V LDO supplies the I2C pins.
Pins 3 and 4	BUCK2 output (VBUCK2) supplies the I2C pins

### Table 4-2. PMIC supply selection (J1)

Jumper Pin Selection	Description
Pins 1 and 2	VSYS supplied by external power supply (EXTPWR)
Pins 2 and 3 (Default)	VSYS supplied by 5 V from uUSB cable (5VUSB)

The following jumpers in Table 4-3 connect the USB adapter to PMIC functional pins. These can be disabled to GND for flexibility.

#### **Table 4-3. Adapter PMIC Connections**

Jumper	PMIC Pin
J8	VSEL
- OL	MODE/STBY
J10	MODE/RESET

### 4.2 Configuration Headers

The TPS65219EVM-SKT has multiple headers that can be used to change the input supply for some of the power rails. The PCB also includes headers that allows changing specific functions of the PMIC using the multi-function pins. TPS65219 Configuration Headers list all the headers and the expected configuration for each selection.



Table 4-4. TPS65219 Configuration Headers			
	Header Name	Description	Configuration
J1	EXTLDO_VIN	Input voltage selection for	Pins 1 and 2: External LDO supplied by VSYS
	external 3.3 V LDO	Pins 2 and 3: External LDO supplied by 5 V from USB	
J2	VIN_BUCKS1&2	Buck1 and Buck2 input	Pins 1 and 2:PVIN_B1 supplied by VSYS
		voltage connections	Pins 3 and 4:PVIN_B2 supplied by VSYS
J3	VIN_BUCK3	Buck3 input voltage selection	Pins 1 and 2: PVIN_B3 supplied by VSYS
			Pins 3 and 4: PVIN_B3 supplied by Buck2 output (VBUCK2)
J4	VIN_LDO1	LDO1 input voltage selection	Pins 1 and 2: PVIN_LDO1 supplied by VSYS
			Pins 3 and 4: PVIN_LDO1 supplied by BUCK2 output (VBUCK2)
J5	VIN_LDO2	LDO2 input voltage selection	Pins 1 and 2: PVIN_LDO2 supplied by VSYS
		Pins 3 and 4: PVIN_LDO2 supplied by BUCK2 output (VBUCK2)	
J6	VIN_LDO34	LDO3/LDO4 input voltage F selection F	Pins 1 and 2: PVIN_LDO34 supplied by VSYS
			Pins 3 and 4: PVIN_LDO34 supplied by BUCK2 output (VBUCK2)
J7	I2C_SELECT	Pull-up supply for I2C pins	Pins 1 and 2: External 3.3 V LDO used for I2C pull-up supply
			Pins 3 and 4: BUCK2 output used for I2C pull-up supply
J8	VSEL	High/Low selection for VSEL_SD/VSEL_DDR pin	Pins 1 and 2: VSEL_SD/VSEL_DDR pin pulled high (3.3 V)
			Pins 2 and 3: VSEL_SD/VSEL_DDR pulled down
J9	MODE/STBY	High/Low selection for	Pins 1 and 2: MODE/STBY pin pulled high (3.3 V)
		MODE/STBY pin	Pins 2 and 3: MODE/STBY pin pulled down
J10	MODE/RESET	High/Low selection for	Pins 1 and 2: MODE/RESET pin pulled high (3.3 V)
		MODE/RESET	Pins 2 and 3: MODE/RESET pin pulled low
J14	GND	GND connection	N/A
J15	GND	GND connection	N/A

# 4.3 Test Points

The TPS65219EVM-SKT EVM contains 46 test points for various measurements. Trace assignments to the test points are shown in TPS65219 EVM Test Points. For reference, TPS65219 EVM Test Points demonstrates the test point locations on the EVM.

Test Point Number	Associated Trace								
TP1	EXTPWR								
TP2	GND								
TP3	GPIO								
TP4	GPO1								
TP5	TP_PB								
TP6	GPO2								
TP7	nINT								

# Table 4-5. TPS65219 EVM Test Points



Table 4-5. TPS65219 EVM Test Points (continued)									
Test Point Number	Associated Trace								
TP8	nRSTOUT								
TP9-20	GND								
TP21	MCU3V3								
TP22-23	GND								
TP27	VDD1P8								
TP28	VSEL_SD/VSEL_DDR								
TP29	LDO 1 Output								
TP30	LDO 2 Output								
TP31	Buck 1 Output								
TP32	Buck 2 Output								
TP33	Buck 3 Output								
TP34	MODE/STBY								
TP35	LDO 1 Output SENSE								
TP36	LDO 2 Output SENSE								
TP37	Buck 1 Output SENSE								
TP38	Buck 2 Output SENSE								
TP39	Buck 3 Output SENSE								
TP40	MODE/RESET								
TP41	LDO 3 Output								
TP42	LDO 4 Output								
TP43	LDO 3 Output SENSE								
TP44	LDO 4 Output SENSE								
TP45	SDA								
TP46	SCL								
TP47	GND								
TP50	USB_5V								

### SLVUCF6 – JULY 2023 Submit Document Feedback

7



# **5 NVM Programming**

The TPS65219EVM-SKT is part of Texas Instruments user-programmable PMICs. This device integrates a NVM memory that provides the ability to configure the power and digital resources. The NVM programming feature makes the TPS65219EVM-SKT PMIC a flexible power solution to meet the requirements from different processors and SoCs. Programmable NVM fields include output voltages, sequencing, monitoring thresholds, GPIO control among others. OTA (Over The Air) programming the NVM is done by first writing to the register map through the serial interface (I2C) and then saving the register settings into the NVM. The EEPROM of a device can only be programmed up to 1000 times. EEPROM values can only be changed if the input voltage (VSYS) is equal or greater than 3.3 V. The I2C pins must be pulled up to a 3.3V supply. At a high level, the programming flow can be described in three steps: determine your system requirements, update the register settings, save the new values into the NVM memory. Detailed information regarding the programming of the non-volatile memory is available in the *TPS65219 NVM Programming Guide* located under Technical documentation in the TPS65219EVM-SKT product page on ti.com.

#### Note

Writing 0x0A to register address 0x34 commits the current register settings to NVM memory so they become the new power-up defaults. Customer programmable registers correspond to addresses 0x0 to 0x27. Only bits marked with (X) in the reset column of the register map have EEPROM programmable default settings. All other bits keep the factory settings listed in the register map.

# 5.1 TPS65219EVM-SKT default NVM settings

The user-programmable variant comes with all Bucks, LDOs and GPIOs disabled by default and the corresponding output voltage registers set to the lowest values. All the NVM register settings are configured as 0h except the ones listed in the table below.

Register Address	Bits	Field Name	Value
0x01	7-0	TI_NVM_ID	0x05
0x04	7	LDO4_SLOW_PU_RAMP	0x1
0x05	7	LDO3_SLOW_PU_RAMP	0x1
0x08	7	BUCK3_BW_SEL	0x1
0x09	7	BUCK2_BW_SEL	0x1
0x0A	7	BUCK1_BW_SEL	0x1
0x20	5-4	EN_PB_VSENSE_CONFIG	0x1
0x25	7	MASK_INT_FOR_PB	0x1
0x26	6-0	I2C_ADDRESS	0x30

### Table 5-1. TPS65219EVM-SKT registers NOT configured as 0h

# 5.2 NVM programming in Initialize State

NVM programming can be done in Initialize or Active state. The current state can be read from STATE bits (bits 4-3) in POWER\_UP\_STATUS\_REG register. After a valid supply is connected to VSYS, the device goes to Initialize state and loads the default NVM content into the register map. Loading the NVM content takes approximately 2.3ms. Once register map is loaded with the default settings, PMIC is ready for NVM programming. Figure 5-1 shows the steps required to reprogram the NVM in Initialize state while the PMIC rails are OFF. The process starts with enabling the oscillator for I2C communication. This command also disables the rails active discharge. Then, update the NVM register fields and save the new settings into the memory. Several register settings are available to indicate the status of an I2C command. For example, Register field *CUST\_PROG\_DONE* (bit 5, address 0x34) indicates the status of the NVM programming after *CUST\_PROG\_CMD* is executed. Similarly, register field *CUST\_NVM\_VERIFY\_DONE* (bit 6, address 0x34) indicates the status (not the result) of the NVM verification after *CUST\_NVM\_VERIFY\_CMD* is executed.



#### Note

For in-circuit programming, it is recommended to temporarily disconnect the PMIC rail from the I2C lines while using an external 3.3V to re-program the NVM. Since regulators are disabled in Initialize state, their active discharge is enabled. This active discharge feature can dissipate power from the external 3.3V supply if it is sharing the same voltage node with a PMIC rail. If disconnecting the PMIC rail is not an option, then the EN\_OSC\_DIY command must be send immediately (within ~10 seconds) after the 3.3V VIO is supplied in Initialize state. Discharge is disabled after the EN\_OSC\_DIY command is received.



Power cycle VSYS and test NVM settings!





# 5.3 NVM programming in Initialize State

NVM programming can be done in Initialize or Active state. The current state can be read from STATE bits (bits 4-3) in POWER\_UP\_STATUS\_REG register. After a valid supply is connected to VSYS, the device goes to Initialize state and loads the default NVM content into the register map. Loading the NVM content takes approximately 2.3ms. Once register map is loaded with the default settings, PMIC is ready for NVM programming. Figure 5-2 shows the steps required to reprogram the NVM in Initialize state while the PMIC rails are OFF. The process starts with enabling the oscillator for I2C communication. This command also disables the rails active discharge. Then, update the NVM register fields and save the new settings into the memory. Several register settings are available to indicate the status of an I2C command. For example, Register field *CUST\_PROG\_DONE* (bit 5, address 0x34) indicates the status of the NVM programming after *CUST\_PROG\_CMD* is executed. Similarly, register field *CUST\_NVM\_VERIFY\_DONE* (bit 6, address 0x34) indicates the status (not the result) of the NVM verification after *CUST\_NVM\_VERIFY\_CMD* is executed.

### Note

For in-circuit programming, it is recommended to temporarily disconnect the PMIC rail from the I2C lines while using an external 3.3V to re-program the NVM. Since regulators are disabled in Initialize state, their active discharge is enabled. This active discharge feature can dissipate power from the external 3.3V supply if it is sharing the same voltage node with a PMIC rail. If disconnecting the PMIC rail is not an option, then the EN\_OSC\_DIY command must be send immediately (within ~10 seconds) after the 3.3V VIO is supplied in Initialize state. Discharge is disabled after the EN\_OSC\_DIY command is received.





Figure 5-2. NVM Programming steps



# 6 Graphical User Interface (GUI)

This section covers the usage and capabilities of the TPS65219 / TPS65220 Graphical User Interface (GUI) tool from Texas Instruments.

# 6.1 TPTS65219 EVM Debugging

Refer to Figure XYZ to debug potential issues while using the TPS65219EVM.

# 6.2 I<sup>2</sup>C Communication Port and Adapter Debugging

By default, the GUI recognize two serial ports from the EVM adapter, but may not select the I<sup>2</sup>C bridge automatically. Once the EVM is powered and the USB cable is connected to the computer, click the connect icon at the bottom left of the GUI. If the bottom notification updates to *Hardware Not Selected*:

# 6.3 Getting Started

Getting started involves the following steps:

- 1. Find the GUI within the Gallery
- 2. Download the required software
  - a. GUI composer Runtime for running the GUI from a web browser
  - b. An offline copy of the GUI
- 3. Launch the GUI

### 6.3.1 Finding the GUI

The PMIC GUI is based upon GUI Composer which is compatible with either Chrome<sup>™</sup> (version 46+) or Firefox<sup>™</sup> (version 38+). The Chrome<sup>™</sup> web browser is recommended and used throughout this document for demonstration. The PMIC GUI is also compatible with Microsoft Edge<sup>™</sup> (as of version 111.0.1661.41). The GUI is found through the TI Development tools at TI DevTools page. Navigating to the Gallery from the Tools tab, highlighted in blue in Figure 6-1, is one way to enter the Gallery.

🦻 TI developer zone 📗	Tools Help	Login   Register
TI developer zo Access all the development tools, soft	CCS Cloud         Edge AI Cloud         Callery         GUI Composer         OR Resource Explorer	sily develop, debug and analyze code on your desktop or in the cloud.
Get started Select a board or device Common actions	<ul> <li>\$ sysconing</li> <li>4 UniFlash</li> <li>io** Cloud IDE</li> </ul>	Browse software and examples with Resource Explorer       Download the Code Composer Studio" IDE and start development on your desktop
		Show all available tools
About TI	Quick links	Buying Connect with us

Figure 6-1. GUI Composer Gallery

In the gallery, locate the TPS65219\_GUI panel shown in Figure 6-2 by using the search bar and entering TPS65219\_GUI.



# Gallery			Login / register
		Search	Q
We've found 2 result(s) for " <b>TPS65219_GUI</b> "	Sort by Best Match ~		
TPS65219_GUI Version 1.0 by PMIC (Group) TPS65219 graphical user interface (CUI). Supports all variants of the TPS65219 and TPS65220 PMICs. Supports DIV			
(☐ (⊋) ± () 57 Views			
Uashboards, Applications, and Components are distributed with a TSMA license.		© Copyright 1995-2023 Texas Instruments Incorp Trademarks   Privacy Policy   Cookie Policy   Te	porated. All rights reserved erms of Use   Terms of Sali

Figure 6-2. Locating the PMIC GUI in the Gallery

### 6.3.2 Downloading the Required Software

Both the standalone GUI and the GUI Composer Runtime are available from the PMIC panel. Again, the GUI Composer Runtime enables the GUI to be run through a web browser but requires an internet connection to be able to run the GUI. By contrast, the standalone GUI is much larger but does not require an internet connection.

The download options are found in the pop-up window, as shown in Figure 6-3, when the cursor is placed on the download icon. The upper three options offer a standalone download for the appropriate operating system, while the lower three are for the GUI Composer Runtime.



Figure 6-3. GUI Software Download Options



# 6.3.3 Launching the GUI

After the appropriate software has been downloaded, the GUI can be launched locally from the PC application or from the TI Cloud using the Gallery. To use the TI Cloud version of the GUI, simply click anywhere in the panel, shown in Figure 6-4, that is not associated with the download or information icons.



Figure 6-4. GUI Panel Within the Gallery

Figure 6-5 shows an example of the PC application.





Figure 6-5. PMIC GUI Desktop Application

### 6.3.4 Connecting to the EVM

The README text box helps you connect the EVM board to your computer. If you want to see the README again, you may access it from the *Help* tab in the top left of the GUI dashboard. Here you also find an *About* option for information about the GUI version and additional documentation.

After you have dismissed the README message box, the GUI displays the Home page, shown in Figure 6-6. Here you can see an overview of the TPS65219 power structure. The branching sections show what the alternate versions of the TPS65xxx family have to offer for your design.

At the bottom of the Home page you may navigate to the other GUI pages which are described in the subsequent sections. These pages can also be found on the left side of the GUI interface.

File	Options tools Help				
•		TPS65219 /	TPS65220 Graphical User	Interface	
#		PMIC V975 PVN B1 (BUCK2 PVN B2 BUCK2	Package 4 mm × 4 mm, 0.4 5 mm × 5 mm, 0.5 Temp Ta: -40C to 105C Ta: -40C to 125C	2219 mm pitch VOFN mm pitch VOFN	
~		(24 Ma) PNR (33 (30 CS) (34 ma) PNR (307 (440mk mar)) PNR (307 (440mk mar)) (400mk mar) (400mk mar)	Mode DIV User-programmab TPS6 Package 5 mm x 5 mm 0.5	Inc) (H-M & HVMI) Ie / DIY available! 55220 mm olife VOPN	
		Pring stood Anatog Extensional	Terrer Tr40C to 150C Terrer Tr40C to 150C Switching Duss-fixed freque Mode Trixer Frequency FS Functional Safety	ang (PFM & PVM) support spread spectrum) Capable	
		ABTOUT VELCON VELCON MORE / JUNY WORE RESET and GRO GRO	TPS65219 - 02 Package Westake Faint Vestake Faint Temp Tr_44C to 152C Simitary Audic to 152C Simitary Audic to 152C Simitary Audic to 152C File Frequency ( FS Functional Safety	nt (automotive) mm pitch VOFN sncy (FNI & PNM) supports apread spectrum) Capable	
	e			Ŧ	$\checkmark$
	Collateral User Guide. Datasheets. Radiation Records and more	Registers Low level redistor read and write operations	Settings Calibration and GPIO Settinos	Programming Easy steps to confloure ADS device	NVM Verification Comparison available an NVM file Present by DOI Composition
<i>8</i> e	USB2ANY/OneDemo device Hardware Connected.				😽 Texas Instruments

Figure 6-6. GUI Home Page

# 6.4 Collateral Page

The Collateral page, shown in Figure 6-7, contains relevant documentation for using the TPS65219 or TPS65220 PMICs. Here you can find a link to the EVM User's Guide, Data sheets, Application notes for processor power designs, and a tool for efficiency and thermal estimation.

At the bottom of the page, there is a link to our E2E forums for technical questions about the GUI or PMIC.

File	Options Tools Help						
*	E Collateral						
1		PDF					
÷	User Guide	Data Sheet					
	I Moboz 195 VM User's Guide	TPS65220 Datasheet					
1		TPS65219-Q1 Datasheet					
~							
	Application Notes	Tools					
	Powering the AM62x with the TPS65219 PMIC Powering the AM64x with the TPS65220 or TPS65219 PMIC	Efficiency and Thermal-Estimator					
	Questions about the GLII or PMIC2	Technical support available on E2EI					
	Link to PMIC	E2E forum					
ළ ස	▲ USB2ANY/OneDemo device Hardware Connected.	Entrant E / 60 Compton V					
		Proved in the Carl					
<i>8</i> 😔	USB2ANY/OneDemo device Hardware Connected.	🐺 Texas Instrument					





# 6.5 Register Map Page

The Register Map page (shown in Figure 6-8) lists the different registers available for configuration and is intended for direct reads and writes to the PMIC registers. Reading and writing registers can be done individually or all at once. An Auto Read feature can be enabled by using the drop-down menu next to the **READ ALL REGISTERS** button to select an automatic read timing. Use the search bar at the top of the page to search registers by name or address.

The first three columns under the search bar show the name of each register, followed by its hexadecimal address and data value. The *Bits* column contains the bit values for each register and can be hidden by unchecking the **Show Bits** box at the top of the page, under the **READ ALL REGISTERS** button. Double-clicking a bit in this section changes the bit value.

The Field View section on the right side of the page shows register bits grouped by their respective control blocks. You may click on any bit field box to see the corresponding bits highlighted in yellow in the *Bits* column. Each field has a name shown by the blue text at the top of each box. These names can be found using the search bar by checking the **Search Bitfields** box (next to **Show Bits**).

In the *Immediate Write* mode (drop-down option located at the top right of the page), write buttons are greyed out since individual registers are written immediately with each change in the Field View, change in bits, or change in hexadecimal value. In *Deferred Write* mode, the writing of a single register or all registers is deferred until the **WRITE REGISTER** or **WRITE ALL REGISTERS** button is selected.

Concent registree         Concent registree <thconcent registree<="" th="">         Concent registree</thconcent>	A Decision Mar						0.0			routen La		
Q         Decision of the second of the	Register Map					Auto R	ead Uff		V READ N	REGISTER	AD ALC REDISTERS	Deterred
Name         Addess         Name         Instruction         Instruction<	Q Search Registers by name or address (0x)								Search	h Bitfields	Show Bits	n n Maru
Unice Register         Unice R	Register Name	Address	Value				E	Bits			Î Î	DEV ID
• Unexclup         0.000         0.001         0.05         0				7	6	5	4	3	2	1	0 10	
Handlo         Dots         Dots         Dot         D <thd< th="">         D         D         &lt;</thd<>	* Device Registers	0×00	0~00	0							De	vice Registers / TI_DEV_ID / RESERVED[6:0]
Index         Index <th< td=""><td>NUM ID</td><td>0x00</td><td>0x05</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>ê</td><td>RESERVED</td></th<>	NUM ID	0x00	0x05	0	0	0	0	0	1	0	ê	RESERVED
Burders         Burders <t< td=""><td>ENABLE CTRI</td><td>0x02</td><td>0x00</td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td></t<>	ENABLE CTRI	0x02	0x00		0	0	0	0	0	0	0	
construction         construction<	BLOKS CONFIG	0x03	0×00	0	0	0	0	0	0	0	0 De	vice Registers / TI_DEV_ID / TI_DEVICE_ID[7]
Induction       Induction       Induction       Induction       Induction       Induction       Induction       Induction         Liboly/outrine       0x65       0x60       0x0       0		0x04	0x80	1	0	0	0	0	0	0	0	TI_DEVICE_ID
Libo2_viot7       0x06       0x0	1003 VOLT	0x05	0×80	1		0	0	0	0	0	0 17	1_DEVICE_D
Label, Not         Label, Not <thlabel, not<="" th="">         Label, Not         Label, N</thlabel,>		0x06	0x00	0	0	0	0	0	0	0	0	
Intercent         Intercent <t< td=""><td></td><td>0x07</td><td>0x00</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td></t<>		0x07	0x00	0	0	0	0	0	0	0	0	
Intercase         Intercase <t< td=""><td>BUCK3 VOIT</td><td>0x08</td><td>0x80</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td></t<>	BUCK3 VOIT	0x08	0x80	1	0	0	0	0	0	0	0	
BUCK_YOUT         DADA         DADA         DADA         DADA         D <thd< th="">         D         <thd< th="">         D</thd<></thd<>	BUCK2 VOLT	0x09	0x80	1	0	0	0	0	0	0	0	
Index         Index <th< td=""><td>BUCKI VOIT</td><td>0x0A</td><td>0x80</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td></th<>	BUCKI VOIT	0x0A	0x80	1	0	0	0	0	0	0	0	
Indolstation         DoddC         DoddC         Dodd         O	I DO4 SEQUENCE SLOT	0x0B	0x00	0	0	0	0	0	0	0	0	
Dody         Dody <th< td=""><td>LD03 SEQUENCE SLOT</td><td>0x0C</td><td>0x00</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td></th<>	LD03 SEQUENCE SLOT	0x0C	0x00	0	0	0	0	0	0	0	0	
Indigenerating indicating indina indina indicating indicating indicating indicating ind	LD02 SEQUENCE SLOT	0x0D	0x00	0	0	0	0	0	0	0	0	
BUCKD_SEQUENCE_SLOT	LD01 SEQUENCE SLOT	0x0E	0x00	0	0	0	0	0	0	0	0	
BUCK_SEQUENCE_SUT         DA10         DA00         D <thd< th=""> <thd< th=""> <thd< th="">         D</thd<></thd<></thd<>	BUCK3 SEQUENCE SLOT	0x0F	0x00	0	0	0	0	0	0	0	0	
DUCK1_SEQUENCE_SLOT         DX11         DX01         D         D         D         D         D         D         D         D         D           rest_SEQUENCE_SLOT         DX12         DX0         O	BUCK2 SEQUENCE SLOT	0x10	0x00	0	0	0	0	0	0	0	0	
hsts_sequence_stor         0x12         0x00         0 <td>BUCK1 SEQUENCE SLOT</td> <td>0x11</td> <td>0x00</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td></td>	BUCK1 SEQUENCE SLOT	0x11	0x00	0	0	0	0	0	0	0	0	
Amo_SECUENCE_SLOT         Dx13         Dx00         C         C         C         C         C         C         C         C         C           GPO_SECUENCE_SLOT         Dx14         Dx00         C </td <td>nRST SEQUENCE SLOT</td> <td>0x12</td> <td>0x00</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td></td>	nRST SEQUENCE SLOT	0x12	0x00	0	0	0	0	0	0	0	0	
GP02_SEQUENCE_SLOT         0x14         0x00         0 <td>GPIO SEQUENCE SLOT</td> <td>0x13</td> <td>0x00</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td></td>	GPIO SEQUENCE SLOT	0x13	0x00	0	0	0	0	0	0	0	0	
GPO1_SEQUE/LC_SLOT         Dx15         Dx00         0 <td>GP02 SEQUENCE SLOT</td> <td>0x14</td> <td>0x00</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td></td>	GP02 SEQUENCE SLOT	0x14	0x00	0	0	0	0	0	0	0	0	
POVER_UP_SLOT_DURATION_1         Dx16         Dx60         D <thd< th="">         D         <thd< th="">        D         D        D<!--</td--><td>GP01 SEQUENCE SLOT</td><td>0x15</td><td>0x00</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td></thd<></thd<>	GP01 SEQUENCE SLOT	0x15	0x00	0	0	0	0	0	0	0	0	
POMER_UP_SLOT_DURATION_3         0x17         0x00         0 <th< td=""><td>POWER UP_SLOT_DURATION_1</td><td>0x16</td><td>0x00</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td></th<>	POWER UP_SLOT_DURATION_1	0x16	0x00	0	0	0	0	0	0	0	0	
POWER_UP_SLOT_DURATION_3         Dx18         Dx08         Dx0         D <thd< th="">        D         D        <thd< td=""><td>POWER_UP_SLOT_DURATION_2</td><td>0x17</td><td>0x00</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td></thd<></thd<>	POWER_UP_SLOT_DURATION_2	0x17	0x00	0	0	0	0	0	0	0	0	
POWER_UP_SLOT_DURATION_4         0x19         0x00         0 <th< td=""><td>POWER_UP_SLOT_DURATION_3</td><td>0x18</td><td>0x00</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td></th<>	POWER_UP_SLOT_DURATION_3	0x18	0x00	0	0	0	0	0	0	0	0	
POWER_DOWN_SLOT_DURATION_1         0x1A         0x00         <	POWER_UP_SLOT_DURATION_4	0x19	0x00	0	0	0	0	0	0	0	0	
POWER_DOWN_SLOT_DURATION_2 0010 0010 0010 0010 00 00 00 00 00 00 0	POWER_DOWN_SLOT_DURATION_1	0x1A	0x00	0	0	0	0	0	0	0	0	
POWER_DOWN_SLOT_DURATION_3 0x1C 0x00 0 0 0 0 0 0 0 0 0	POWER_DOWN_SLOT_DURATION_2	0x1B	0x00	0	0	0	0	0	0	0	0	
	POWER_DOWN_SLOT_DURATION_3	0x1C	0x00	0	0	0	0	0	0	0	0 _	
	IISR24NV/OneDemo device Hardware Connected											Powered .

### Figure 6-8. Register Map Page

### Note

Although visible from the Register Map, not all registers can be edited from this page. Attempting a write to a read-only register does not generate an error. Since each write is comes with an associated read, the Register Map display is updated to reflect that the bits were not changed by the write attempt.

# 6.6 NVM Configuration Page

The NVM Configuration page (shown in Figure 6-9) is the main feature of the GUI and highlights the configurability of the PMIC. On this page, register fields are grouped according to their use case and are labeled to indicate which part of the PMIC is controlled by each block. The NVM configuration page also provides the

1 TEXAS INSTRUM

interface to save a custom configuration or load an existing configuration into the NVM of the target device. A full register read can be done using the **READ ALL REGISTERS** button in the top left of the page.

File	Options	Tools	Help																							
*	≢ Con	figuratio	n - NV	M fiel	ds																					
e	READ ALL REGISTERS Note: Changing the value in a dropdown menu will cause an immediate I2C withe to the associated register unless immediate unless timmediate unless time time time time time time time time																									
		PMIC Status																								
	Devi	ice ID	En	abled Ra	ils (Active	e State)				BUCK	1 Interrupts		BL	JCK2 I	Interrupts			E	BUCK3 Ir	nterrupts						
		TI DEVICE	ID	BL	CK1	• L	DO1	• G	SPIO	٠	BUCK1 Under Volta	ige		•	BUCK2 Under Vo	ltage			٠	вискз и	Inder Voltage					
ÿ	0x5	NVM ID		BL	CK2	<ul> <li>L</li> <li>L</li> </ul>	DO2	• G	SPO1	•	BUCK1 overcurrent	(Positive	)	•	BUCK2 overcurre	ent (P	ositive)		•	BUCK3 o	vercurrent (Positive)					
~	0x30	I2C_ADDRE	SS		CRU	• L	.DO3	•	pr02		BUCK1 Short Circu	it to GND		•	BUCK2 Short Cir	cuit to	GND		•	BUCK3 S	ihort Circuit to GND					
	ACTIVE	$\checkmark$								٠	BUCK1 Residual V	oltage		۲	BUCK2 Residual	Volta	ge		٠	BUCK3 R	Residual Voltage					
	State	le								۰	BUCK1 RV shutdov	'n		•	BUCK2 RV shute	lown			۲	BUCK3 R	(V shutdown					
ſ	LDO1 Interru	upts			O2 Interr	upts			LDO3	Interrupt	8		O4 Interrupt	s			Temperatu	ire Int	terrupts							
	LDC	O1 Under Volt	age		lD	O2 Und	er Voltage		٠	LDO3	Under Voltage	- (	LDO4	Under	r Voltage		I S	ensor	r 0 Warm	۲	Sensor 0 Hot					
	LDC	O1 overcurren	t		LD	IO2 over	current		۲	LDO3	overcurrent		LDO4	overc	urrent		I S	ensor	r 1 Warm	۲	Sensor 1 Hot					
	LDC	O1 Short Circu	uit to GND		LD	IO2 Sho	rt Circuit to	GND	۲	LDO3	Short Circuit to GND		LDO4	Short	Circuit to GND		S	ensor	r 2 Warm	۲	Sensor 2 Hot					
	LDC	O1 Residual V	oltage		LD	IO2 Resi	idual Volta	ge	۲	LDO3	Residual Voltage		LDO4	Resid	lual Voltage		S	ensor	r 3 Warm	۲	Sensor 3 Hot					
L	LDC	O1 RV shutdov	wn		LD	02 RV s	shutdown		۲	LDO3	RV shutdown	(	LDO4	RV sh	hutdown											
- 1																										

### Figure 6-9. NVM Configuration Page

### 6.6.1 NVM Fields

🗐 🖙 🔺 USB

Register settings can be changed on the NVM Configuration Page and follow the register write setting specified on the Register Map page (Immediate or Deferred).

The *PMIC Status* tab holds a collection of read-only status registers that show the Device ID values as well as all the power rail enables / interrupts, which are displayed as digital LEDs. This section provides fast visual feedback on the PMIC and its operating conditions.

The *Power Resources* tab holds register settings for each power rail of the PMIC. Here you also find a reference table for LDO1 and LDO2 configuration settings (For more information on the Load Switch and BYPASS modes, refer to the device data sheet which is included on the Collateral page).

The *Sequence* tab is used to control power rail sequence and timing registers for both power-up and powerdown.

The *Digital Pins Configuration* tab is used to control settings for digital I/O pins (For details on Multi-function pins, see the PMIC data sheet).

The *Mask Settings* tab allows you to control fault reporting for PMIC protection features which includes masking for undervoltage, temperature, and interrupt signals.

### 6.6.2 Create / Load a Custom Configuration

The NVM Configuration page does not require hardware to develop an NVM configuration. Connection with an actual device is needed only when attempting to upload to a target device.

Once the registers are set to your desired configuration, use the *Register File Format* option, under the *File* tab at the top of the screen, to select a format for your configuration file (shown in Figure 6-10). A register configuration can be saved in either a CSV (Comma Separated Values) or a JSON (Javascript Object) format. Next, use the *Save Registers As…* option to save your configuration in your selected format. Once the file is created you can save any changes you make to the register configuration using the *Save Registers* option. This option saves to the currently loaded configuration.



To load an existing configuration into the NVM, use the *Load Registers* option and browse to the configuration file location.



Figure 6-10. Save/Load Register Options

# 6.7 Sequence Configuration

The TPS65219 GUI features sequence configuration tabs for modifying and plotting the power-up and powerdown sequences. The "power-up sequence" and "power-down sequence" tabs plot the voltage level of each signal as a function of time based on the corresponding settings.

### **Plotting Features**

Figure 6-11 demonstrates the features of the sequence configuration tabs.

ħ	E Configuration - N	VM fields			
۵	READ ALL REGISTERS Note: Ch	nging the value in a dropdown menu will cause an immedia	te I2C write to the associated register unless immediate write setting is change	ed on Register Map page.	_
/	PMIC Status	Power Resources	Digital Pins Configuration	Power-Up Sequence	1 Power-Down Sequence
A	,	<u>P</u>	ower-Up Sequence		
F F	Stot Assignment           Buck1         Bid_5           Buck2         Bid_0           Buck3         Bid_10           Buck3         Bid_10           Buck3         Bid_10           Buck3         Bid_10           Buck3         Bid_12           LD01         Bid_2           D04         Bid_12           GPI0         Bid_2           GP01         Bid_2           GP02         Sbid_0           nRSTOUT         Sid_9	Slot Duration           V                   Slot_0         15 ms         v           V                   Slot_1         0 ms         v           V                   Slot_2         3 ms         v           V                   Slot_3         15 ms         v           V                   Slot_5         15 ms         v           V                   Slot_6         15 ms         v           V                   Slot_6         15 ms         v           V                   Slot_8         15 ms         v           V                   Slot_9         10 ms         v           V                   Slot_9         10 ms         v           V                   Slot_11         0 ms         v           V                   Slot_12         0 ms         v	Power-Up Seque		
		Slot_13 0 ms v Slot_14 0 ms v Slot_15 0 ms v	Oms 5ms 10ms 15ms 20ms time (ms) GÉNERATE PLOT	25ms 30ms 7	

Figure 6-11. Sequence Plotting Tool

#### Note

Graph rise and fall time durations are not accurate. The actual rise and fall times dependent on load capacitance and other variables.

- 1. "Power-up sequence" and "power-down sequence" plotting tabs
- 2. Rails disabled in active state always remain low when plotted. Configure these settings in the "Power Resources" or "Digital Pins Configuration" tab.



- 3. Slot Assignment: The TPS65219 has 16 possible slot assignments (Slot 0 to Slot 15) which can be assigned to each rail for flexible power sequences.
- 4. Slot Duration: The TPS65219 has 4 possible slot durations (0ms, 1.5ms, 3ms, 10ms) which can be assigned to each slot for flexible power sequences.
- 5. Plot menu bar appears upon hovering over graph. This feature is explained in Menu bar Options
- 6. Click on a signal in the legend to change its visibility.
- 7. Plot your solution by pressing the "Generate Plot" button. Signal order is sorted based on which signals rise or fall first

### Menu bar Options

The plot menu bar has several settings including:

- Camera: Download Plot as PNG
- Zoom: Left click and drag the mouse on the graph to zoom into the selected area. Enabled by default.
- · Pan: Left click and drag the mouse to navigate the plot.
- Zoom In
- Zoom Out
- Auto-Scale Graph
- Reset Axis
- Toggle Like Spikes
- Show Closest Data on Hover
- Compare Data on Hover. Enabled by default.

### 6.8 NVM Programming Page

The NVM Programming page allows re-programming the device NVM memory to change the default register settings. This page includes four main functions that correspond to the buttons shown in Figure 6-12. The first two steps "I2C OFF REQUEST" and "ENABLE I2C COMMUNICATION" are only needed when re-programming the PMIC from the Initialize state (PMIC rails OFF).

- The I2C OFF REQUEST button triggers an OFF request though I2C and sends the PMIC to INITIALIZE state.
- The **ENABLE I2C COMMUNICATION** button enables I2C communication in INITIALIZE state.
  - Once I2C communication is enabled, you can go to the NVM configuration page to select the desired register settings or use the *File* tab options to load a pre-configured JSON or CSV file.
- The **NVM PROGRAMMING** button programs the selected register settings into the NVM.
- The VALIDATE NVM PROGRAMMING button reads the NVM content and compares it with the selected register settings. The result (PASS or FAIL) is stored in register 0x34, field 7 "NVM\_VERIFY\_RESULT".





Figure 6-12. NVM Programming Page

# **6.9 Additional Features**

In the Options tab at the top of the GUI interface, you can select *Serial Port…* to display information about the EVM connection to your computer.

The *Tools* tab includes the *Log pane* option. Select this option to open a window that lists recent messages and warnings from the GUI application. These reports are marked with the date and time that each one was received. In the top right of the log window you may filter out the different information types, save the list of events, and clear or close the log window.

# 7 Schematics, PCB Layouts, and Bill of Materials 7.1 TPS65219EVM-SKT Schematic



Figure 7-1. TPS65219EVM-SKT, Schematic Page 1





Figure 7-2. TPS65219EVM-SKT, Schematic Page 2





Figure 7-3. TPS65219EVM-SKT, Schematic Page 3



7.2 TPS65219EVM-SKT PCB Layers

Figure 7-4. TPS65219EVM-SKT Top Layer



Figure 7-5. TPS65219EVM-SKT Signal Layer 1





Figure 7-6. TPS65219EVM-SKT Signal Layer 2



Figure 7-8. TPS65219EVM-SKT Signal Layer 4



Figure 7-7. TPS65219EVM-SKT Signal Layer 3



Figure 7-9. TPS65219EVM-SKT Bottom Layer



# 7.3 TPS65219EVM-RSM Schematic



Figure 7-10. TPS65219EVM-RSM, Schematic Page 1





Figure 7-11. TPS65219EVM-RSM, Schematic Page 2





Figure 7-12. TPS65219EVM-RSM, Schematic Page 3



# 7.4 TPS65219EVM-RSM PCB Layers

Figure 7-13. TPS65219EVM-RSM Top Layer



Figure 7-14. TPS65219EVM-RSM Signal Layer 1



Figure 7-15. TPS65219EVM-RSM Signal Layer 2



Figure 7-17. TPS65219EVM-RSM Signal Layer 4



Figure 7-16. TPS65219EVM-RSM Signal Layer 3



Figure 7-18. TPS65219EVM-RSM Bottom Layer

# 7.5 Bill of Materials

DESIGNATOR	QUANTITY	DESCRIPTION	PACKAGE REFERENCE	PART NUMBER	MANUFACTURER
C1, C2, C7, C10	4	CAP, CERM, 10 uF, 10 V, +/- 20%, X5R, 0402	402	CL05A106MP5NUNC	Samsung Electro- Mechanics
C3, C4	2	CAP, CERM, 22 uF, 6.3 V, +/- 20%, X5R, 0603	603	GRM188R60J226ME A0D	MuRata
C5, C11	2	CAP, CERM, 1 uF, 35 V, +/- 20%, X5R, 0402	402	GRM155R6YA105ME 11D	MuRata
C6	1	CAP, TA, 150 uF, 6.3 V, +/- 20%, 0.025 ohm, SMD	3528-21	T520B157M006ATE0 25	Kemet
C8, C9	2	CAP, CERM, 0.1 uF, 10 V, +/- 20%, X5R, 0402	402	885012105010	Wurth Elektronik
C12, C13, C14, C17	4	CAP, CERM, 4.7 uF, 10 V, +/- 10%, X7S, 0603	603	C1608X7S1A475K08 0AC	TDK

# Table 7-1. Bill of Materials



Table 7-1. Bill of Materials (continued)												
DESIGNATOR	QUANTITY	DESCRIPTION	PACKAGE REFERENCE	PART NUMBER	MANUFACTURER							
C15, C16, C18, C19, C27, C28, C29, C30	8	CAP, CERM, 2.2 uF, 10 V, +/- 10%, X7S, 0402	402	C1005X7S1A225K05 0BC	TDK							
C20, C22, C23	3	Cap Ceramic 10uF 6.3V X7R ±10% SMD 1206 +125°C Embossed T/R	1206	CL31B106KQHNFNE	Samsung							
C21, C25, C26	3	CAP, CERM, 47 uF, 6.3 V, +/- 20%, X7S, 1206	1206	C3216X7S0J476M16 0AC	TDK							
C31	1	CAP, CERM, 3300 pF, 50 V, +/- 10%, X7R, 0603	603	C0603C332K5RACT U	Kemet							
C32	1	CAP, CERM, 100 pF, 16 V, +/- 10%, X7R, 0201	201	GRM033R71C101KA 01D	MuRata							
C33	1	CAP, CERM, 0.47 μF, 16 V,+/- 10%, X7S, 0402	402	CGA2B1X7S1C474K 050BE	TDK							
C34	1	CAP, CERM, 220 pF, 16 V, +/- 10%, X7R, 0201	201	GRM033R71C221KA 01D	MuRata							
C35, C38, C39	3	CAP, CERM, 0.1 uF, 16 V, +/- 10%, X7R, 0402	402	GCM155R71C104KA 55D	MuRata							
C36	1	CAP, CERM, 1000 pF, 50 V, +/- 10%, X7R, 0603	603	C0603C102K5RACT U	Kemet							
C37, C40	2	CAP, CERM, 22 pF, 50 V, +/- 5%, C0G/ NP0, 0603	603	06035A220JAT2A	AVX							
D1, D2, D3, D5	4	LED, Green, SMD	1.7x0.65x0.8mm	LG L29K-G2J1-24-Z	OSRAM							
D4	1	Red 631nm LED Indication - Discrete 2.2V 0603 (1608 Metric)	603	HSMZ-C190	Broadcom							
D6	1	Red 631nm LED Indication - Discrete 2.2V 0603 (1608 Metric)	603	HSMZ-C190	Broadcom							
D7	1	LED, Green, SMD	LED_0603	150060VS75000	Wurth Elektronik							
H1, H2, H3, H4	4	Bumpon, Hemisphere, 0.44 X 0.20, Clear	Transparent Bumpon	SJ-5303 (CLEAR)	ЗМ							
H5	1	IC to place in Socket J16		TPS6521905RHBR, TPS6521905RSMR <sup>(1)</sup>	Texas Instruments							

TEXAS INSTRUMENTS www.ti.com

Table 7-1. Bill of Materials (continued)								
DESIGNATOR	QUANTITY	DESCRIPTION	PACKAGE REFERENCE	PART NUMBER	MANUFACTURER			
J1	1	Header, 100mil, 3x1, Gold, TH	PBC03SAAN	PBC03SAAN	Sullins Connector Solutions			
J2, J3, J4, J5, J6, J7	6	Header, 100mil, 2x2, Tin, TH	Header, 2x2, 2.54mm, TH	PEC02DAAN	Sullins Connector Solutions			
J8, J9, J10	3	Header, 100mil, 3x1, Gold, TH	3x1 Header	TSW-103-07-G-S	Samtec			
J11	1	Connector, Receptacle, Micro- USB Type AB, R/A, Bottom Mount SMT	5.6x2.5x8.2mm	475890001	Molex			
J12	1	Header (shrouded), 100mil, 5x2, High- Temperature, Gold, TH	5x2 Shrouded header	N2510-6002-RB	3М			
J13, J14, J15	3	Header, 100mil, 2x1, Tin, TH	Header, 2 PIN, 100mil, Tin	PEC02SAAN	Sullins Connector Solutions			
J16 <sup>(2)</sup>	1	C SERIES QFN, 4.0 X 4.0mm DEVICE, 0.40mm PITCH, 32 + 4X H-Pins	SOCKET_VQFN32	32QHC40Y94040	Plastronics			
L1	1	Inductor, Shielded, Metal Composite, 240 nH, 5 A, 0.019 ohm, SMD	2x1.6mm	DFE201612E- R24M=P2	MuRata			
L2, L4	2	Thin Film Power Inductor 0.47uH 20% 4.5A 29mOhm 0805	805	TFM201208BLE- R47MTCF	TDK			
L3	1	470 nH Shielded Wirewound Inductor 7 A 23mOhm Max 2- SMD	SMD2	SRP3020TA-R47M	Bourns			
Q1, Q2, Q3	3	30-V N-Channel NexFET Power MOSFET	WSON6	CSD17318Q2	Texas Instruments			
Q4, Q5	2	MOSFET, P-CH, -20 V, -20 A, DQK0006C (WSON-6)	DQK0006C	CSD25310Q2	Texas Instruments			
Q6, Q7, Q8	3	MOSFET, N-CH, 50 V, 0.22 A, SOT-23	SOT-23	BSS138	Fairchild Semiconductor			
R1, R4, R7, R9, R13	5	RES, 1.0 M, 5%, 0.1 W, AEC-Q200 Grade 0, 0603	603	CRCW06031M00JNE A	Vishay-Dale			
R2, R5, R8, R11, R14	5	RES, 330, 5%, 0.063 W, AEC-Q200 Grade 0, 0402	402	CRCW0402330RJNE D	Vishay-Dale			



	<b>I</b>			, , , , , , , , , , , , , , , , , , ,	
DESIGNATOR	QUANTITY	DESCRIPTION	REFERENCE	PART NUMBER	MANUFACTURER
R3, R6	2	RES, 100 k, 5%, 0.1 W, AEC-Q200 Grade 0, 0402	402	ERJ-2GEJ104X	Panasonic
R10, R26	2	RES, 1.5 k, 5%, 0.063 W, AEC-Q200 Grade 0, 0402	402	CRCW04021K50JNE D	Vishay-Dale
R12	1	RES, 205 k, 1%, 0.1 W, 0603	603	RC0603FR-07205KL	Yageo
R15	1	RES, 680, 5%, 0.1 W, 0603	603	RC0603JR-07680RL	Yageo
R16, R17, R18, R25, R27, R29, R32, R33	8	RES, 10 k, 5%, 0.063 W, AEC-Q200 Grade 0, 0402	402	CRCW040210K0JNE D	Vishay-Dale
R20, R21, R38, R39	4	RES, 1.0 k, 5%, 0.063 W, AEC-Q200 Grade 0, 0402	402	CRCW04021K00JNE D	Vishay-Dale
R23	1	RES, 1.0 M, 5%, 0.063 W, AEC-Q200 Grade 0, 0402	402	CRCW04021M00JNE D	Vishay-Dale
R24	1	RES, 1.07 M, 1%, 0.063 W, AEC-Q200 Grade 0, 0402	402	CRCW04021M07FKE D	Vishay-Dale
R28, R30	2	RES, 33.0, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	603	CRCW060333R0FKE A	Vishay-Dale
R31	1	RES, 120 k, 5%, 0.063 W, AEC-Q200 Grade 0, 0402	402	CRCW0402120KJNE D	Vishay-Dale
R34	1	RES, 1.50 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	603	CRCW06031K50FKE A	Vishay-Dale
S1	1	Switch, Slide, SPDT, 0.2A, J Lead, SMD	SMD, 3-Leads, Body 8.5x3.5mm, Pitch 2.5mm	CL-SB-12A-01T	Copal Electronics
SH-J1, SH-J2, SH-J3, SH-J4, SH-J5, SH-J6, SH-J7, SH-J8, SH-J9, SH-J10, SH-J12	11	Shunt, 100mil, Flash Gold, Black	Closed Top 100mil Shunt	SPC02SYAN	Sullins Connector Solutions
SW1	1	Switch Tactile N.O. SPST Round Button J-Bend 32VAC 32VDC 1VA 100000Cycles 3N SMD Tube/T/R	SMT_SW_7MM1_6M M3	KT11P3JM34LFS	C&K Components

### Table 7-1. Bill of Materials (continued)



	•			~j	
DESIGNATOR	QUANTITY	DESCRIPTION	PACKAGE REFERENCE	PART NUMBER	MANUFACTURER
TP1, TP2, TP9, TP11, TP13, TP15, TP17, TP19, TP22, TP29, TP30, TP31, TP32, TP33, TP41, TP42	16	PCB Pin, Swage Mount, TH	PCB Pin(2505-2)	2505-2-00-44-00-00-0 7-0	Mill-Max
TP3, TP4, TP5, TP6, TP7, TP8, TP10, TP12, TP14, TP16, TP18, TP20, TP23, TP27, TP28, TP34, TP35, TP36, TP37, TP38, TP39, TP40, TP43, TP44, TP45, TP46, TP47, TP50	28	Test Point, Miniature, SMT	Testpoint_Keystone_ Miniature	5015	Keystone
TP21	1	Test Point, Multipurpose, Yellow, TH	Yellow Multipurpose Testpoint	5014	Keystone
U1	1	2.4-V to 5.5-V Input, 6-A Step-Down Converter in 1.5-mm x 2.5-mm QFN Package	VQFN-HR9	TPS62867RQYRCT- ND	Texas Instruments
U2, U3	2	5.5V, 2A, 38m? Load Switch With Quick Output Discharge, YFP0004AAAA (DSBGA-4)	YFP0004AAAA	TPS22915CYFPR	Texas Instruments
U4	1	25 MHz Mixed Signal Microcontroller with 128 KB Flash, 8192 B SRAM and 63 GPIOs, -40 to 85 degC, 80- pin QFP (PN), Green (RoHS & no Sb/Br)	PN0080A	MSP430F5529IPN	Texas Instruments
U5	1	4-Channel USB ESD Solution with Power Clamp, DRY0006A (USON-6)	DRY0006A	TPD4S012DRYR	Texas Instruments
XU1 <sup>(2)</sup>	1	Socket, QFN-32, 0.5mm pitch, TH	30.5x16.7x29 mm	QFN-32_40_BT-0.5-0 2-00	Enplas Tech Solutions
Y1	1	Crystal, 24.000 MHz, 20pF, SMD	Crystal, 11.4x4.3x3.8mm	ECS-240-20-5PX-TR	ECS Inc.

Table 7-1 Bill of Materials (continued)

(1) The included PMIC depends on the board you are using, as shown below.

- TPS65219EVM-**SKT**: TPS6521905**RHBR**
- TPS65219EVM-**RSM**: TPS6521905**RSMR**

(2) The socket model depends on the board you are using, as shown below.

- TPS65219EVM-**SKT**: QFN-32\_40\_BT-0.5-02-00
- TPS65219EVM-**RSM**: 32QHC40Y94040

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated