

AN-1983 LMH0356 Customization with SMBus

ABSTRACT

This application report explains how to customize the LMH0356 reclocker using the SMBus.

1	Introdu	uction	2
2	SMBus	s Overview	2
	2.1	Transfer of Data Via the SMBus	2
	2.2	SMBus Transactions	2
	2.3	Writing a Register	3
	2.4	Reading a Register	
3	Enabli	ng SMBus Access for the LMH0356	
4	Descri	ption of a Subset of LMH0356 Registers	7
	4.1	Register 00h – Basic Control	7
	4.2	Register 0Eh – Modifying the CDR Loop Bandwidth Via the Charge Pump Current	7
	4.3	Register 10h – Powering Down the SDO and SCO/SDO2 CML Drivers to Save Power	8
	4.4	Register 2Bh – Enable Control	9
	4.5	Register 2Ch – Input MUX Control	9
	4.6	Register 32h – Detecting the Locked Rate and Distinguishing Between 3G, HD, and SD	9

List of Figures

1	SMBus Transaction Format	3
2	SMBus Register Write	3
3	SMBus Register Read	4
4	LMH0356 SMBus Implementation	5
5	SMBus Timing Parameters	6
6	LMH0346 2.97 Gbps Jitter Transfer with Different Charge Pump Current Settings	8
7	LMH0346 2.97 Gbps Jitter Tolerance with Different Charge Pump Current Settings	8

List of Tables

1	Recommended SMBus Timing	6
2	Register 00h – Basic Control	7
3	Register 0Eh – Modifying the CDR Loop Bandwidth	7
4	Register 10h – Powering Down the SDO and SCO/SDO2 CML Drivers	9
5	Register 2Bh – Enable Control	9
6	Register 2Ch – Input MUX Control	9
7	Register 32h – Reading Back the Detected Rate	10

All trademarks are the property of their respective owners.



1 Introduction

The LMH0356 3G HD/SD SDI Reclocker provides excellent jitter performance for 2.97 Gbps digital video streams that comply with the SMPTE 424M standard. The reclocker's 4:1 input multiplexer, excellent jitter performance, and low power make it ideal for applications such as routers, video switchers, and distribution amplifiers.

The LMH0356 provides pin-accessible features such as: 4:1 input multiplexer with 0-30" FR4 equalization, two differential serial data outputs (one programmable as a data-rate clock output), auto or manual rate select, auto or manual data bypass, SD/HD rate indicator, output mute, lock detect indicator, and device enable.

Additional features of the LMH0356 can be accessed through special SMBus register access. Care must be taken when controlling the device using the registers as normal pin-control functionality of the device is disabled in this mode.

This document includes an overview of SMBus, followed by details on how to enable SMBus access on the LMH0356. Information on using the LMH0356 SMBus to accomplish the following three useful tasks is included at the end of the document:

- Read back the detected data rate (2.97 Gbps, 1.485 Gbps, or 270 Mbps)
- Modify the CDR loop bandwidth
- Disable the second CML output driver to minimize power

2 SMBus Overview

The System Management Bus (SMBus) is a two-wire serial interface through which various system component chips can communicate with each other and with the rest of the system.

The SMBus is controlled through two lines: a clock line (SCL) and a data line (SDA). SCL is the clock output from the master (i.e., FPGA host) to the slave devices on the bus. SDA is the bidirectional data signal between the host and the slave devices on the bus. SCL and SDA are both open drain and require external pullup resistors. (On the LMH0356, the BYPASS/AUTO BYPASS pin is used for SDA, and the OUTPUT MUTE pin is used for SCL.)

Most microcontrollers support SMBus. Please refer to the SMBus Specification version 2.0 for implementation details.

2.1 Transfer of Data Via the SMBus

During normal operation the data on SDA must be stable during the time when SCL is high. Data can only change state when SCL is low. Two unique states define the message START and STOP conditions:

START: A high-to-low transition on SDA while SCL is high indicates a message START condition.

STOP: A low-to-high transition on SDA while SCL is high indicates a message STOP condition.

The host generates START and STOP patterns at the beginning and end of each transaction.

2.2 SMBus Transactions

Each byte (8 bits) is transferred MSB first, followed by an acknowledge bit. The acknowledge bit is "0" for acknowledge (ACK), or "1" for not acknowledge (NACK). The host generates nine clock pulses for each byte transfer, and the ninth clock pulse constitutes the acknowledge cycle. The transmitter releases the SDA line during the acknowledge clock cycle to allow the receiver to send the ACK (or NACK). See Figure 1.






Figure 1. SMBus Transaction Format

2.3 Writing a Register

To write a register, the following protocol is used (refer to Figure 2, and also see the SMBus 2.0 specification).

- 1. The host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.
- 2. The device (slave) drives the ACK bit ("0").
- 3. The host drives the 8-bit Register Address.
- 4. The device drives an ACK bit ("0").
- 5. The host drives the 8-bit data byte.
- 6. The device drives an ACK bit ("0").
- 7. The host drives a STOP condition.




Figure 2. SMBus Register Write

2.4 Reading a Register

To read a register, the following protocol is used (refer to Figure 3, and also see the SMBus 2.0 specification).

- 1. The host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.
- 2. The device (slave) drives the ACK bit ("0").
- 3. The host drives the 8-bit Register Address.
- 4. The device drives an ACK bit ("0").
- 5. The host drives a START condition.
- 6. The host drives the 7-bit SMBus Address, and a "1" indicating a READ.
- 7. The device drives an ACK bit ("0").
- 8. The device drives the 8-bit data value (register contents).
- 9. The host drives a NACK bit ("1") indicating end of the READ transfer.
- 10. The host drives a STOP condition.




Figure 3. SMBus Register Read

3 Enabling SMBus Access for the LMH0356

The LMH0356 SMBus registers were intended for production test control and device monitoring. These registers are not documented in the LMH0356 datasheet and their performance has not been characterized. However, some of these registers are useful in certain applications.

Please note the following important points about using the LMH0356 SMBus mode:

- A dedicated SMBus is required per reclocker.
- The LMH0356 SMBus pins must be driven from a 3.3V source (they are not 5V compliant).
- When the SMBus mode is enabled, the hardware power-on-reset function in the LMH0356 is disabled. When using the LMH0356 SMBus features, the registers and state machine must be initialized by first powering up in Auto Rate mode and then switching to SMBus mode.
- The 7-bit address for the LMH0356 is **57h**. The LSB is set to 0b for a WRITE and 1b for a READ, so the 8-bit default address for a WRITE is AEh and the 8-bit default address for a READ is AFh.

The following steps explain how to enable SMBus access for the LMH0356:

- Connect RATE0 pin to VCC (nominally 3.3V), while maintaining the ability to drive this pin high or low to properly reset the device.
- Connect RATE1 pin to VCC (nominally 3.3V), while maintaining the ability to drive this pin high or low to properly reset the device.
- Connect SCO_EN pin to ground. (Note that enabling the serial clock output while using SMBus access requires a register bit to be set.)
- Access SDA (SMBus serial data input/output) through the BYPASS/AUTO BYPASS pin of the LMH0356. This pin requires an external 10 kΩ pullup resistor to VCC. Voltage levels are LVCMOS.
- Access SCL (SMBus serial clock input) through the OUTPUT MUTE pin of the LMH0356. This pin requires an external 10 kΩ pullup resistor to VCC. Voltage levels are LVCMOS
- Power up the LMH0356 in Auto Rate mode (RATE0=0, RATE1=0) and then change it into SMBus mode (RATE0=1, RATE1=1) after power up. The LMH0356 should be held in Auto Rate mode for approximately 300 ms prior to entering SMBus mode. This procedure ensures a proper reset of the SMBus registers and reclocker state machine.

Figure 4 shows the SMBus implementation for the 48-pin LLP version of the LMH0356. Table 1 and Figure 5 show the recommended SMBus Timing.









Figure 4. LMH0356 SMBus Implementation



Symbol	Parameter	Min	Тур	Max	Units
f _{SMB}	Bus Operating Frequency	10		100	kHz
t _{BUF}	Bus free time between Stop and Start Condition	4.7			μs
t _{HD:STA}	Hold time after (repeated) Start Condition. After this period, the first clock is generated.	4.0			μs
t _{SU:STA}	Repeated Start Condition setup time	4.7			μs
t _{su:sto}	Stop Condition setup time	4.0			μs
t _{HD:DAT}	Data hold time	300			ns
t _{SU:DAT}	Data setup time	250			ns
t _{LOW}	Clock low period	4.7			μs
t _{HIGH}	Clock high period	4.0		50	μs
t _F	Clock/Data Fall Time			300	ns
t _R	Clock/Data Rise Time			1000	ns
t _{POR}	Time in which device must be operational after power on			500	ms

Table 1. Recommended SMBus Timing



* Note: SDA and SCL should be held low for 2 µs after a Start condition to properly de-assert the Start indicator.

Figure 5. SMBus Timing Parameters

Description of a Subset of LMH0356 Registers

4 Description of a Subset of LMH0356 Registers

NOTE: When writing to the LMH0356 registers, RSVD bits must be written with the indicated default values. Only the non-reserved register bits should be modified.

4.1 Register 00h – Basic Control

Register 00h is used to invoke the pin control modes that aren't accessible when the SMBus is enabled, as shown in Table 2.

Address	R/W	Bits	Name	Default	Description
00h	R/W	7:6	RATE	00	Rate select (bit 6 = RATE0, bit 7 = RATE1). 00: Auto rate select (default) 01: 270 Mbps. 10: 1.483, 1.485, 2.967, 2.97 Gbps. 11: 2.967, 2.97 Gbps.
		5:3	RSVD	000	Reserved. These bits must always be 000.
		2	BYPASS	0	Bypass/Auto Bypass. 0: Normal operation. Reclocking automatically bypassed when reclocker is unlocked or data rate is not supported. 1: Reclocking is bypassed.
		1	OPMUTE	0	Output Mute. 0: Normal operation (outputs not muted). 1: Outputs are muted.
		0	SCO_EN	0	SCO Enable. 0: SCO/SDO2 output is data. 1: SCO/SDO2 output is clock.

Table 2. Register 00h – Basic Control

Bits [7:6] can be controlled to force the rate detection mode.

When SMBus mode is used, the SCO_EN and OUTPUT MUTE pins are not available. In order to observe the serial clock, bit 0 must be set high. Similarly, in order to mute the outputs, bit 1 must be set high.

4.2 Register 0Eh – Modifying the CDR Loop Bandwidth Via the Charge Pump Current

The default settings of the LMH0356 registers have been set to minimize output jitter while meeting SMPTE 424M specifications for jitter tolerance. It may be useful in some applications to increase the loop bandwidth of the CDR to extend input jitter tolerance to higher frequencies. Register 0Eh can be used to increase the LMH0356's CDR charge pump current, as shown in Table 3. Increasing the charge pump current will, in turn, increase the loop bandwidth.

Address	R/W	Bits	Name	Default	Description
0Eh	R/W	7:4	RSVD	0001	Reserved. These bits must always be 0001.
		3:2	CHARGE PUMP	00	Charge Pump current. 00: Current = 25 μA, CDR BW @ 2.97 Gbps = 2.7 MHz. 01: Current = 50 μA, CDR BW @ 2.97 Gbps = 5.3 MHz. 10: Current = 75 μA, CDR BW @ 2.97 Gbps = 7.8 MHz. 11: Current = 100 μA, CDR BW @ 2.97 Gbps = 9.5 MHz.
		1:0	RSVD	11	Reserved. These bits must always be 11.

Table 3. Register 0Eh – Modifying the CDR Loop Bandwidth



Description of a Subset of LMH0356 Registers

www.ti.com

Figure 6 and Figure 7 show 2.97 Gbps Jitter Transfer and Jitter Tolerance, respectively, for the LMH0346 with different charge pump current settings. This data applies to the LMH0356 as well since both devices have the same reclocker core.




Figure 6. LMH0346 2.97 Gbps Jitter Transfer with Different Charge Pump Current Settings




Figure 7. LMH0346 2.97 Gbps Jitter Tolerance with Different Charge Pump Current Settings

4.3 Register 10h – Powering Down the SDO and SCO/SDO2 CML Drivers to Save Power

The LMH0356 has two separate CML output drivers. These drivers can be independently powered down if not required in the system (that is, if the system needs only one CML driver), as shown in Table 4. Approximate power savings is 24 mA/buffer.

Description of a Subset of LMH0356 Registers

Address	R/W	Bits	Name	Default	Description
10h	R/W	7:3	RSVD	10000	Reserved. These bits must always be 10000.
		2	PD SDO	0	Power down SDO output driver. 0: Normal operation. 1: SDO output driver is powered down.
		1	PD SCO/SDO2	0	Power down SCO/SDO2 output driver. 0: Normal operation. 1: SCO/SDO2 output driver is powered down.
		0	RSVD	0	Reserved. This bit must always be 0.

Table 4. Register 10h – Powering Down the SDO and SCO/SDO2 CML Drivers

4.4 Register 2Bh – Enable Control

Register 2Bh is used for SMBus control of the ENABLE pin, as shown in Table 5.

Address	R/W	Bits	Name	Default	Description
2Bh	R/W	7:6	RSVD	00	Reserved. These bits must always be 00.
		5:4	ENABLE	00	Device enable control. 00, 10: Enable is controlled by the ENABLE pin. 01: LMH0356 is powered down. 11: LMH0356 is enabled.
		3:0	RSVD	0000	Reserved. These bits must always be 0000.

4.5 Register 2Ch – Input MUX Control

Register 2Ch is used for SMBus control of the multiplexer select pins (SEL1, SEL0), as shown in Table 6.

Address	R/W	Bits	Name	Default	Description
2Ch	R/W	7:4	RSVD	1000	Reserved. These bits must always be 1000.
		3:0	SEL	0000	Multiplexer select. 0000: Multiplexer select is controlled by the SEL1 and SEL0 pins. 0001, 0010, 0011, 0100: Reserved. 0101: SDI0 is selected. 0110: Reserved. 0111: SDI1 is selected. 1000, 1001, 1010, 1011, 1100: Reserved. 1101: SDI2 is selected. 1110: Reserved. 1111: SDI3 is selected.

Table 6. Register 2Ch – Input MUX Control

4.6 Register 32h – Detecting the Locked Rate and Distinguishing Between 3G, HD, and SD

Register 32h can be read to determine the status of the lock detection state machine – and which data rate has been detected. While acquiring lock at a given frequency, the LMH0356 will automatically cycle through the following states:

- 1. Coarse acquisition (adjusts VCO center frequency with the control voltage held to mid-supply).
- 2. Frequency acquisition (tunes the VCO to a multiple of the 27 MHz crystal frequency).
- 3. Phase acquisition (tunes the VCO phase to optimally clock the data input to the LMH0356).
- 4. Locked.

The register values are shown in Table 7.



Description of a Subset of LMH0356 Registers

ddress	R/W	Bits	Name	Default	Description
32h	R	7:4	STATE	0000	Status of Lock Detection State Machine. 0000, 0001, 0010, 0011: Reserved. 0100: Rate = 270 Mbps, Coarse acquisition. 0101: Rate = 270 Mbps, Frequency acquisition. 0111: Rate = 270 Mbps, Phase acquisition. 0110: Rate = 270 Mbps, Phase acquisition. 0111: Rate = 270 Mbps, LOCKED. 1000: Rate = 1.483/1.485 Gbps, Coarse acquisition. 1001: Rate = 1.483/1.485 Gbps, Frequency acquisition. 1010: Rate = 1.483/1.485 Gbps, Phase acquisition. 1010: Rate = 1.483/1.485 Gbps, LOCKED. 1100: Rate = 2.967/2.97 Gbps, Coarse acquisition. 1101: Rate = 2.967/2.97 Gbps, Frequency acquisition. 1101: Rate = 2.967/2.97 Gbps, Phase acquisition. 1110: Rate = 2.967/2.97 Gbps, Phase acquisition. 1111: Rate = 2.967/2.97 Gbps, LOCKED.
		3:0	RSVD	0000	Reserved.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated