SCANSTA112 Quick Reference

Operating Modes

Scan Bridge – SCANSTA112 addressed by Level 1 protocol. Set up by register settings.

Stitcher – no Level 1 protocol; always addressed. Set up by pins or register settings.

Normal (not transparent) – instruction register in scan chain. Responds to most JTAG instructions. Pad bit between TDI and TDO on each local scan port.

Full Transparent – instruction register not accessible. No response to JTAG instructions. No pad bits between TDI and TDO.

Transparent Local Scan Port (LSP) – instruction register in scan chain. Responds to most JTAG instructions. Pad bit between TDI and TDO on last LSP.

Mode Availability

- Normal and full transparent modes are available in both Scan Bridge and Stitcher modes.
- Transparent LSP mode in Scan Bridge mode only.
- Full transparent mode can be exited only by reset.

Reset Sequence

Reset	IgnoreReset	Normal	Transparent
RESET	0	Full reset	Full reset
RESET	1	Full reset	Full reset
TRST	0	Full reset	Full reset
TRST	1	Ignored	Ignored
5-High TMS	0	Full reset	Ignored
5-High TMS	1	Ignored	Ignored

Addressing After Reset

Scan Bridge mode – Scan instruction register; data = slot address

Stitcher mode – always active; no addressing

Address Space

Address Type	Hex Address	TDO _B State
Direct address	0x00 to 0x39 0x40 to 0xFF	Normal per 1149.1 std.
Interrogation	0x3A	Address out (see AN-1259)
Broadcast	0x3B	TRI-STATE®
Multi-Cast 0	0x3C	TRI-STATE
Multi-Cast 1	0x3D	TRI-STATE
Multi-Cast 2	0x3E	TRI-STATE
Multi-Cast 3	0x3F	TRI-STATE

Registers

Name	Bits
Instruction register	8
Boundary register	22
Bypass register	1
Device ID register	32
Multi-Cast Group register	2
Mode Register 0	8
Mode Register 1	8
Mode Register 2	8
Linear Feedback Shift Register (LFSR)	16
TCK Counter register	32
Shared GPIO ₍₀₋₆₎ registers	8
Control register	8
Local Scan Port (LSP) Select register	8

Register Access

Instruction register — transition IEEE-1149.1 TAP controller to Capture-IR/Shift-IR state

Boundary register - EXTEST or SAMPLE/PRELOAD

Bypass register - BYPASS

Device ID register – IDCODE, UNPARK, PARKTLR, PARKRTI, PARKPAUSE, GOTOWAIT, LFSRON, LFSROFF, CNTRON, CNTROFF

Multi-Cast Group register – MCGRSEL

Mode Register 0 - MODESEL

Mode Register 1 - MODESEL1

Mode Register 2 – MODESEL2

LFSR - LFSRSEL

TCK Counter register – CNTRSEL

Shared GPIO₍₀₋₆₎ registers – SGPIO_n

Control register – CONTROLSEL

LSP Select register – LSPSEL

Op-Codes

·			
Instruction	Op-Code	Description	
BYPASS	0xFF	Bypass register	
EXTEST	0x00	Boundary register	
SAMPLE/PRE- LOAD	0x81	Boundary register	
IDCODE	0xAA	Device ID register	
UNPARK	0xE7	Unparks LSPs	
PARKTLR	0xC5	Parks LSPs in TLR	
PARKRTI	0x84	Parks LSPs in RTI	
PARKPAUSE	0xC6	Parks LSPs in Pause-IR or Pause-DR; Unparks parked LSPs	
GOTOWAIT	0xC3	Sends all SCANSTA112s to wait for address	
MODESEL	0x8E	Mode Register 0	
MODESEL1	0x82	Mode Register 1	
MODESEL2	0x83	Mode Register 2	
MCGRSEL	0x03	Multi-Cast Group register	
SOFTRESET	0x88	Parks all LSPs in TLR	
LFSRSEL	0xC9	LFSR	
LFSRON	0x0C	Accumulates signature	
LFSR0FF	0x8D	Stops signature accumulation	
CNTRSEL	0xCE	TCK Counter register	
CNTRON	0x0F	Enables TCK counter	
CNTROFF	0x90	Disables TCK counter	
DEFAULT_ BYPASS	0x07	Sets bypass register as default data register	



SCANSTA112 Quick Reference

Op-Codes (continued)

Instruction	Op-Code	Description	
TRANSPARENTO to TRANSPARENT6	0xA0 to 0xA6	Sets single LSP and transparent mode	
SGPIO ₀ to SGPIO ₆	0xB8 to 0xBE	Shared GPIO _n register	
CONTROLSEL	0x87	Control register	
LSPSEL	0x86	LSP Select register	
TRANSPARENTEN	0xA8	Sets transparent mode	

General Sequence for Register Writes

- 1) Set TAP controller to RTI
- 2) Sequence to Shift-IR (TMS 1-1-0-0)
- 3) Shift in op-code to select register (TMS 0) Example – MODESEL = 0x8E on TDI
- 4) Sequence to Exit1-IR (TMS 1)
- 5) Sequence to Update-IR (TMS 1)
- 6) Return to RTI (TMS 0)
- 7) Seguence to Shift-DR (TMS 1-0-0)
- Shift register contents in (TMS 0) example Shift 0x01 on TDI into Mode Register 0 to select LSP 0
- 9) Sequence to Exit1-DR (TMS 1)
- 10) Sequence to Update-DR (TMS 1)
- 11) Return to RTI (TMS 0)

Register Functions

Instruction register – receives op-codes in Shift-IR TAP controller state

Boundary register – all boundary cells connected as a 22-bit shift register

Bypass register – one-bit bypass data register required by 1149.1 Device ID register – 32-bit read-only register containing device ID code Multi-Cast Group register – Binary multi-cast group selection (00 = 0, 01 = 1, etc.)

National Semiconductor 2900 Semiconductor Drive Santa Clara, CA 95051 1 800 272 9959

Visit our website at: national.com

Mailing address: PO Box 58090 Santa Clara, CA 95052

For more information, send email to: support@nsc.com

Mode Registers

Bit	Mode Reg 0	Mode Reg 1	Mode Reg 2
0	LSP0	LSP5	LSP0/GPI00
1	LSP1	LSP6	LSP1/GPI01
2	LSP2	Reserved	LSP2/GPI02
3	TCK Free Run	Reserved	LSP3/GPI03
4	TDIB-TDOB Loopback	Reserved	LSP4/GPI04
5	LSP3	Reserved	LSP5/GPI05
6	LSP4	Reserved	LSP6/GPI06
7	TCK Counter status	Transparent LSP mode	LSP7/GPI07

LFSR register – signature compactor; LFSRSEL allows scanning in a seed or scanning out a signature

TCK counter – when counter is enabled and LSP is parked, TCK_{LSP} drives clock pulses while TCK counter counts down to 0 **Shared GPIO**₍₀₋₅₎ – in GPIO mode (see Mode Register 2):

Bit	I/O	Function
0	0	TMS
1	0	TD0
2	1	TDI
3 to 7	N/A	Reserved

Control Registers

Bit	Function	Default
0	IgnoreReset	0
1	Transparent	TRANS pin
2	Scan Bridge/Stitcher	SB/S pin
3	MPSel _{B1/B0}	MPSEL _{B1/B0} pin
4	TLR-TRST	TLR_TRST pin
5	TLR-TRST ₆	TLR_TRST ₆ pin
6	Reserved	0
7	Reserved	0

LSP Select register – Stitcher only; selects LSPs to be inserted in the scan chain

Pin Descriptions

Pin Name	1/0	Description
RESET	I	Resets device regardless of state
ADDMASK	1	Masks 6 lower-slot address bits
MPSEL _{B1/B0}	1	Selects master backplane port
SB/S	1	Selects Scan Bridge or Stitcher mode
LSPsel ₍₀₋₆₎	1	Selects LSPs in Stitcher mode
TRANS	I	Enables transparent mode at startup or reset – Stitcher only
TLR_TRST	1	Value of $\overline{\text{TRST}}_{(0-5)}$ when $\text{LSP}_{(0-5)}$ is in TLR
TLR_TRST ₆	1	As above for LSP6
TRIST _{B0} , TRIST _{B1} , TRIST ₍₀₁₋₀₃₎	0	Indicates associated TDO output is TRI-STATE
A0 _{B0} , A1 _{B0} , A0 _{B1} , A1 _{B1}	1	Backplane pass-through inputs
Y0 _{B0} , Y1 _{B0} , Y1 _{B1} , Y1 _{B1}	0	Backplane pass-through outputs
S ₍₀₋₇₎	1	Slot identification
OE	1	Output enable for LSPs
A0 ₀₁ , A1 ₀₁	1	Local pass-through inputs
Y0 _{01,} Y1 ₀₁	0	Local pass-through outputs
$ \begin{array}{c} TCK_{_{B0,B1}}, TMS_{_{B0,B1,}} \\ TDI_{_{B0,B1}}, TDO_{_{B0,B1,}} \\ \overline{TRST}_{_{B0,B1}} \end{array} $	1/0	Backplane JTAG TAPs
$ \begin{array}{c} TCK_{(01\text{-}06),} TMS_{(01\text{-}06),} \\ TDI_{(01\text{-}06),} TDO_{(01\text{-}06),} \\ TRST_{(01\text{-}06)} \end{array} $	I/O	LSP JTAG TAPs

Miscellaneous

- Always reset SCANSTA112 if MPSEL pin changes
- Transparent mode can be set by TRANSPARENTN or TRANSPARENTEN instruction – must reset SCANSTA112 multiplexer to cancel transparent mode
- LSP Select register defaults to pin setting after reset



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated