

# Tiva™ C Series TM4C129x

**ROM USER'S GUIDE** 

# Copyright

Copyright © 2013-2014 Texas Instruments Incorporated. All rights reserved. Tiva and TivaWare are trademarks of Texas Instruments Instruments. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Delease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this document.

Texas Instruments 108 Wild Basin, Suite 350 Austin, TX 78746 www.ti.com/tiva-c





# **Revision Information**

This is version 818 of this document, last updated on May 14, 2014.

# **Table of Contents**

Сору	yright
Revi	sion Information
1	Introduction
2	Analog Comparator
2.1	Introduction
2.2	Functions
3	Analog to Digital Converter (ADC)
3.1	Introduction         15           Functions         15
3.2	
<b>4</b> 4.1	AES
4.2	API Functions
5	Controller Area Network (CAN)
5.1	Introduction
5.2	Functions
6	CRC
6.1	Introduction
6.2	API Functions
7	DES
7.1 7.2	Introduction
<b>8</b> 8.1	EEPROM         83           Introduction         83
8.2	API Functions
9	Ethernet Controller
9.1	Introduction
9.2	API Functions
10	External Peripheral Interface (EPI)
10.1	Introduction
10.2	Functions
11	Flash
11.1	Introduction
	Functions
<b>12</b>	Floating-Point Unit (FPU)       203         Introduction       203
	API Functions
13	GPIO
13.2	Functions
14	Hibernation Module
	Introduction
14.2	Functions
15	Inter-Integrated Circuit (I2C) 269
15.1	Introduction

15.2	Functions	270
	Interrupt Controller (NVIC) Introduction Functions	301
	LCD Controller (LCD) Introduction API Functions	309
	Memory Protection Unit (MPU)	333
	1-Wire Master Module       Introduction         Introduction       API Functions	341
<b>20</b> 20.1 20.2	Pulse Width Modulator (PWM)	351
	Quadrature Encoder (QEI)         Introduction         Functions	375
	SMBus Stack	385
<b>23</b> 23.1 23.2	Software AES Data Tables	419
	Software CRC	421
<b>25</b> 25.1	SPI Flash Module       Introduction         Introduction       API Functions	427
<b>26</b> 26.1		443
<b>27</b> 27.1	System Control	<b>459</b> 459 460
	System Exception Module Introduction	<b>491</b> 491 491
	System Tick (SysTick)	<b>495</b> 495 495
	Timer       Introduction       Introduction         Functions       Introduction       Introduction	<b>499</b> 499 500
31	UART	521

	Introduction Functions																			
32.1	uDMA Controller Introduction Functions	 									 							 		549
33.1	USB Controller Introduction Functions	 									 									567
34.1	Watchdog Timer Introduction Functions	 									 									641
IMPC	ORTANT NOTICE	 									 							 	-	650

Table of Contents

# 1 Introduction

#### Note:

This document describes the complete set of TM4C129x APIs. Not all API functions are supported in all devices. Refer to the datasheet for your specific device to determine which peripherals / APIs are supported for your device.

The TM4C129x ROM contains the TivaWare<sup>™</sup> Peripheral Driver Library and the TivaWare Boot Loader. The peripheral driver library can be used by applications to reduce their flash footprint, allowing more of the flash to be used by the application for other purposes. The boot loader is used as an initial program loader (when the flash is empty) as well as an application-initiated firmware upgrade mechanism (by calling back to the boot loader).

There is a table at the beginning of the ROM that points to the entry points for the APIs that are provided in the ROM. Accessing the API through these tables provides scalability; while the API locations may change in future versions of the ROM, the API tables will not. The tables are split into two levels; the main table contains one pointer per peripheral which points to a secondary table that contains one pointer per API that is associated with that peripheral. The main table is located at  $0 \times 0100.0010$ , right after the Cortex-M vector table in the ROM.

The following table shows a small portion of the API tables in a graphical form to illustrate the arrangement of the tables:

ROM_APITABLE (at 0x0100.0010)		
[0] = ROM_VERSION		
[1] = pointer to ROM_UARTTABLE		
[2] = pointer to ROM_SSITABLE		
[3] = pointer to ROM_I2CTABLE		
[4] = pointer to ROM_GPIOTABLE	$\Rightarrow$	ROM_GPIOTABLE
[5] = pointer to ROM_ADCTABLE		[0] = pointer to ROM_GPIOPinWrite
[6] = pointer to ROM_COMPARATORTABLE		[1] = pointer to ROM_GPIODirModeSet
[7] = pointer to ROM_FLASHTABLE		[2] = pointer to ROM_GPIODirModeGet

The address of the ROM\_GPIOTABLE table is located in the memory location at  $0 \times 0100.0020$ . The address of the ROM\_GPIODirModeSet() function is contained at offset  $0 \times 4$  from that table. In the function documentation, this configuration is represented as:

ROM\_APITABLE is an array of pointers located at 0x0100.0010.

ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4].

ROM\_GPIODirModeSet is a function pointer located at ROM\_GPIOTABLE[1].

The TivaWare Peripheral Driver Library contains a file called driverlib/rom.h that assists with calling the peripheral driver library functions in the ROM. The naming conventions for the tables and APIs that are used in this document match those used in that file.

The following shows how to call the ROM\_GPIODirModeSet() function:

```
#define TARGET_IS_FLURRY_RA1
#include "inc/hw_memmap.h"
#include "inc/hw_types.h"
#include "driverlib/gpio.h"
#include "driverlib/rom.h"
```

```
int
main(void)
{
    // ...
    ROM_GPIODirModeSet(GPIO_PORTA_BASE, GPIO_PIN_0, GPIO_DIR_MODE_OUT);
    // ....
}
```

See the "Using the ROM" chapter of the *TivaWare Peripheral Driver Library User's Guide* for more details on calling the ROM functions and using driverlib/rom.h.

The APIs provided by the ROM can be used by any compiler that complies with the Embedded Applications Binary Interface (EABI), including all recent compilers for the Tiva microcontroller.

# 2 Analog Comparator

Introduction	. 9
Functions	. 9

# 2.1 Introduction

The comparator API provides a set of functions for programming and using the analog comparators. A comparator can compare a test voltage against an individual external reference voltage, a shared single external reference voltage, or a shared internal reference voltage. It can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to start capturing a sample sequence. The interrupt generation logic is independent from the ADC triggering logic. As a result, the comparator can generate an interrupt based on one event and an ADC trigger based on another event. For example, an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

# 2.2 Functions

# **Functions**

- void ROM\_ComparatorConfigure (uint32\_t ui32Base, uint32\_t ui32Comp, uint32\_t ui32Config)
- void ROM\_ComparatorIntClear (uint32\_t ui32Base, uint32\_t ui32Comp)
- void ROM\_ComparatorIntDisable (uint32\_t ui32Base, uint32\_t ui32Comp)
- void ROM ComparatorIntEnable (uint32 t ui32Base, uint32 t ui32Comp)
- bool ROM\_ComparatorIntStatus (uint32\_t ui32Base, uint32\_t ui32Comp, bool bMasked)
- void ROM\_ComparatorRefSet (uint32\_t ui32Base, uint32\_t ui32Ref)
- bool ROM\_ComparatorValueGet (uint32\_t ui32Base, uint32\_t ui32Comp)

# 2.2.1 Function Documentation

2.2.1.1 ROM\_ComparatorConfigure

Configures a comparator.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_COMPARATORTABLE is an array of pointers located at ROM\_APITABLE[6]. ROM\_ComparatorConfigure is a function pointer located at ROM\_COMPARATORTABLE[1].

# Parameters:

*ui32Base* is the base address of the comparator module. *ui32Comp* is the index of the comparator to configure. *ui32Config* is the configuration of the comparator.

#### **Description:**

This function configures a comparator. The *ui32Config* parameter is the result of a logical OR operation between the COMP\_TRIG\_xxx, COMP\_INT\_xxx, COMP\_ASRCP\_xxx, and COMP\_OUTPUT\_xxx values.

The **COMP\_TRIG\_xxx** term can take on the following values:

- **COMP\_TRIG\_NONE** to have no trigger to the ADC.
- **COMP\_TRIG\_HIGH** to trigger the ADC when the comparator output is high.
- COMP\_TRIG\_LOW to trigger the ADC when the comparator output is low.
- COMP\_TRIG\_FALL to trigger the ADC when the comparator output goes low.
- **COMP\_TRIG\_RISE** to trigger the ADC when the comparator output goes high.
- **COMP\_TRIG\_BOTH** to trigger the ADC when the comparator output goes low or high.

The **COMP\_INT\_xxx** term can take on the following values:

- **COMP\_INT\_HIGH** to generate an interrupt when the comparator output is high.
- COMP\_INT\_LOW to generate an interrupt when the comparator output is low.
- COMP\_INT\_FALL to generate an interrupt when the comparator output goes low.
- **COMP\_INT\_RISE** to generate an interrupt when the comparator output goes high.
- **COMP\_INT\_BOTH** to generate an interrupt when the comparator output goes low or high.

The **COMP\_ASRCP\_xxx** term can take on the following values:

- **COMP\_ASRCP\_PIN** to use the dedicated Comp+ pin as the reference voltage.
- COMP\_ASRCP\_PIN0 to use the Comp0+ pin as the reference voltage (this the same as COMP\_ASRCP\_PIN for the comparator 0).
- COMP\_ASRCP\_REF to use the internally generated voltage as the reference voltage.

The COMP\_OUTPUT\_xxx term can take on the following values:

- COMP\_OUTPUT\_NORMAL to enable a non-inverted output from the comparator to a device pin.
- COMP\_OUTPUT\_INVERT to enable an inverted output from the comparator to a device pin.

# Returns:

None.

# 2.2.1.2 ROM\_ComparatorIntClear

Clears a comparator interrupt.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_COMPARATORTABLE is an array of pointers located at ROM\_APITABLE[6]. ROM\_ComparatorIntClear is a function pointer located at ROM\_COMPARATORTABLE[0].

## Parameters:

*ui32Base* is the base address of the comparator module. *ui32Comp* is the index of the comparator.

#### **Description:**

The comparator interrupt is cleared, so that it no longer asserts. This function must be called in the interrupt handler to keep the handler from being called again immediately upon exit. Note that for a level-triggered interrupt, the interrupt cannot be cleared until it stops asserting.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

## **Returns:**

None.

# 2.2.1.3 ROM\_ComparatorIntDisable

Disables the comparator interrupt.

# Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_COMPARATORTABLE is an array of pointers located at ROM_APITABLE[6].
ROM_ComparatorIntDisable is a function pointer located at ROM_COMPARATORTABLE[5].
```

#### **Parameters:**

ui32Base is the base address of the comparator module.

ui32Comp is the index of the comparator.

## **Description:**

This function disables generation of an interrupt from the specified comparator. Only enabled comparator interrupts can be reflected to the processor.

#### **Returns:**

None.

# 2.2.1.4 ROM\_ComparatorIntEnable

Enables the comparator interrupt.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_COMPARATORTABLE is an array of pointers located at ROM\_APITABLE[6]. ROM\_ComparatorIntEnable is a function pointer located at ROM\_COMPARATORTABLE[4].

# Parameters:

*ui32Base* is the base address of the comparator module. *ui32Comp* is the index of the comparator.

#### **Description:**

This function enables generation of an interrupt from the specified comparator. Only enabled comparator interrupts can be reflected to the processor.

#### Returns:

None.

# 2.2.1.5 ROM\_ComparatorIntStatus

Gets the current interrupt status.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_COMPARATORTABLE is an array of pointers located at ROM\_APITABLE[6]. ROM\_ComparatorIntStatus is a function pointer located at ROM\_COMPARATORTABLE[6].

## Parameters:

ui32Base is the base address of the comparator module.

ui32Comp is the index of the comparator.

**bMasked** is **false** if the raw interrupt status is required and **true** if the masked interrupt status is required.

#### **Description:**

This function returns the interrupt status for the comparator. Either the raw or the masked interrupt status can be returned.

#### **Returns:**

true if the interrupt is asserted and false if it is not asserted.

# 2.2.1.6 ROM\_ComparatorRefSet

Sets the internal reference voltage.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_COMPARATORTABLE is an array of pointers located at ROM\_APITABLE[6]. ROM\_ComparatorRefSet is a function pointer located at ROM\_COMPARATORTABLE[2].

### **Parameters:**

*ui32Base* is the base address of the comparator module. *ui32Ref* is the desired reference voltage.

#### **Description:**

This function sets the internal reference voltage value. The voltage is specified as one of the following values:

- COMP\_REF\_OFF to turn off the reference voltage
- COMP\_REF\_0V to set the reference voltage to 0 V
- COMP\_REF\_0\_1375V to set the reference voltage to 0.1375 V
- COMP\_REF\_0\_275V to set the reference voltage to 0.275 V
- COMP\_REF\_0\_4125V to set the reference voltage to 0.4125 V
- COMP\_REF\_0\_55V to set the reference voltage to 0.55 V
- COMP REF 0 6875V to set the reference voltage to 0.6875 V
- COMP REF 0 825V to set the reference voltage to 0.825 V
- COMP\_REF\_0\_928125V to set the reference voltage to 0.928125 V
- COMP\_REF\_0\_9625V to set the reference voltage to 0.9625 V
- COMP\_REF\_1\_03125V to set the reference voltage to 1.03125 V
- COMP REF 1\_134375V to set the reference voltage to 1.134375 V
- COMP\_REF\_1\_1V to set the reference voltage to 1.1 V
- COMP\_REF\_1\_2375V to set the reference voltage to 1.2375 V
- COMP\_REF\_1\_340625V to set the reference voltage to 1.340625 V
- COMP\_REF\_1\_375V to set the reference voltage to 1.375 V
- COMP\_REF\_1\_44375V to set the reference voltage to 1.44375 V
- **COMP REF 1 5125V** to set the reference voltage to 1.5125 V
- COMP\_REF\_1\_546875V to set the reference voltage to 1.546875 V
- COMP\_REF\_1\_65V to set the reference voltage to 1.65 V
- COMP\_REF\_1\_753125V to set the reference voltage to 1.753125 V
- COMP\_REF\_1\_7875V to set the reference voltage to 1.7875 V
- COMP\_REF\_1\_85625V to set the reference voltage to 1.85625 V
- COMP\_REF\_1\_925V to set the reference voltage to 1.925 V
- COMP\_REF\_1\_959375V to set the reference voltage to 1.959375 V
- COMP\_REF\_2\_0625V to set the reference voltage to 2.0625 V
- COMP\_REF\_2\_165625V to set the reference voltage to 2.165625 V

- COMP\_REF\_2\_26875V to set the reference voltage to 2.26875 V
- COMP\_REF\_2\_371875V to set the reference voltage to 2.371875 V

# Returns:

None.

# 2.2.1.7 ROM\_ComparatorValueGet

Gets the current comparator output value.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_COMPARATORTABLE is an array of pointers located at ROM\_APITABLE[6]. ROM\_ComparatorValueGet is a function pointer located at ROM\_COMPARATORTABLE[3].

# **Parameters:**

*ui32Base* is the base address of the comparator module. *ui32Comp* is the index of the comparator.

## **Description:**

This function retrieves the current value of the comparator output.

# **Returns:**

Returns true if the comparator output is high and false if the comparator output is low.

# 3 Analog to Digital Converter (ADC)

# 3.1 Introduction

The analog to digital converter (ADC) API provides a set of functions for programming and using the ADC. Functions are provided to configure the sample sequencers, read the captured data, register a sample sequence interrupt handler, and handle interrupt masking/clearing.

The ADC supports up to twenty-four input channels plus an internal temperature sensor. Four sampling sequencers, each with configurable trigger events, can be captured. The first sequencer captures up to eight samples, the second and third sequencers capture up to four samples, and the fourth sequencer captures a single sample. Each sample can be the same channel, different channels, or any combination in any order.

The sample sequencers have configurable priorities that determine the order in which they are captured when multiple triggers occur simultaneously. The highest priority sequencer that is currently triggered is sampled first. Care must be taken with triggers that occur frequently (such as the "always" trigger); if their priority is too high, it is possible to starve the lower priority sequencers.

Hardware oversampling of the ADC data is available for improved accuracy. An oversampling factor of 2x, 4x, 8x, 16x, 32x, or 64x is supported, but reduces the throughput of the ADC by a corresponding factor. Hardware oversampling is applied uniformly across all sample sequencers.

# 3.2 Functions

# **Functions**

- bool ROM\_ADCBusy (uint32\_t ui32Base)
- void ROM\_ADCComparatorConfigure (uint32\_t ui32Base, uint32\_t ui32Comp, uint32\_t ui32Config)
- void ROM\_ADCComparatorIntClear (uint32\_t ui32Base, uint32\_t ui32Status)
- void ROM\_ADCComparatorIntDisable (uint32\_t ui32Base, uint32\_t ui32SequenceNum)
- void ROM\_ADCComparatorIntEnable (uint32\_t ui32Base, uint32\_t ui32SequenceNum)
- uint32\_t ROM\_ADCComparatorIntStatus (uint32\_t ui32Base)
- void ROM\_ADCComparatorRegionSet (uint32\_t ui32Base, uint32\_t ui32Comp, uint32\_t ui32LowRef, uint32\_t ui32HighRef)
- void ROM\_ADCComparatorReset (uint32\_t ui32Base, uint32\_t ui32Comp, bool bTrigger, bool bInterrupt)
- void ROM\_ADCHardwareOversampleConfigure (uint32\_t ui32Base, uint32\_t ui32Factor)
- void ROM\_ADCIntClear (uint32\_t ui32Base, uint32\_t ui32SequenceNum)
- void ROM\_ADCIntDisable (uint32\_t ui32Base, uint32\_t ui32SequenceNum)
- void ROM\_ADCIntDisableEx (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_ADCIntEnable (uint32\_t ui32Base, uint32\_t ui32SequenceNum)

- void ROM\_ADCIntEnableEx (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- uint32\_t ROM\_ADCIntStatus (uint32\_t ui32Base, uint32\_t ui32SequenceNum, bool bMasked)
- uint32\_t ROM\_ADCIntStatusEx (uint32\_t ui32Base, bool bMasked)
- uint32\_t ROM\_ADCPhaseDelayGet (uint32\_t ui32Base)
- void ROM\_ADCPhaseDelaySet (uint32\_t ui32Base, uint32\_t ui32Phase)
- void ROM\_ADCProcessorTrigger (uint32\_t ui32Base, uint32\_t ui32SequenceNum)
- uint32\_t ROM\_ADCReferenceGet (uint32\_t ui32Base)
- void ROM\_ADCReferenceSet (uint32\_t ui32Base, uint32\_t ui32Ref)
- void ROM\_ADCSequenceConfigure (uint32\_t ui32Base, uint32\_t ui32SequenceNum, uint32\_t ui32Trigger, uint32\_t ui32Priority)
- int32\_t ROM\_ADCSequenceDataGet (uint32\_t ui32Base, uint32\_t ui32SequenceNum, uint32\_t \*pui32Buffer)
- void ROM\_ADCSequenceDisable (uint32\_t ui32Base, uint32\_t ui32SequenceNum)
- void ROM\_ADCSequenceDMADisable (uint32\_t ui32Base, uint32\_t ui32SequenceNum)
- void ROM ADCSequenceDMAEnable (uint32 t ui32Base, uint32 t ui32SequenceNum)
- void ROM\_ADCSequenceEnable (uint32\_t ui32Base, uint32\_t ui32SequenceNum)
- int32\_t ROM\_ADCSequenceOverflow (uint32\_t ui32Base, uint32\_t ui32SequenceNum)
- void ROM ADCSequenceOverflowClear (uint32 t ui32Base, uint32 t ui32SequenceNum)
- void ROM\_ADCSequenceStepConfigure (uint32\_t ui32Base, uint32\_t ui32SequenceNum, uint32\_t ui32Step, uint32\_t ui32Config)
- int32\_t ROM\_ADCSequenceUnderflow (uint32\_t ui32Base, uint32\_t ui32SequenceNum)
- void ROM\_ADCSequenceUnderflowClear (uint32\_t ui32Base, uint32\_t ui32SequenceNum)

# 3.2.1 Function Documentation

# 3.2.1.1 ROM\_ADCBusy

Determines whether the ADC is busy or not.

# Prototype:

bool
ROM\_ADCBusy(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCBusy is a function pointer located at ROM\_ADCTABLE[34].

# Parameters:

ui32Base is the base address of the ADC.

# **Description:**

This function allows the caller to determine whether or not the ADC is currently sampling . If **false** is returned, then the ADC is not sampling data.

Use this function to detect that the ADC is finished sampling data before putting the device into deep sleep. Before using this function, it is highly recommended that the event trigger is changed to **ADC\_TRIGGER\_NEVER** on all enabled sequencers to prevent the ADC from starting after checking the busy status.

## **Returns:**

Returns **true** if the ADC is sampling or **false** if all samples are complete.

# 3.2.1.2 ROM\_ADCComparatorConfigure

Configures an ADC digital comparator.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorConfigure is a function pointer located at ROM\_ADCTABLE[15].

#### **Parameters:**

*ui32Base* is the base address of the ADC module. *ui32Comp* is the index of the comparator to configure. *ui32Config* is the configuration of the comparator.

#### **Description:**

This function configures a comparator. The *ui32Config* parameter is the result of a logical OR operation between the **ADC\_COMP\_TRIG\_xxx**, and **ADC\_COMP\_INT\_xxx** values.

The **ADC\_COMP\_TRIG\_xxx** term can take on the following values:

- ADC\_COMP\_TRIG\_NONE to never trigger PWM fault condition.
- ADC\_COMP\_TRIG\_LOW\_ALWAYS to always trigger PWM fault condition when ADC output is in the low-band.
- ADC\_COMP\_TRIG\_LOW\_ONCE to trigger PWM fault condition once when ADC output transitions into the low-band.
- ADC\_COMP\_TRIG\_LOW\_HALWAYS to always trigger PWM fault condition when ADC output is in the low-band only if ADC output has been in the high-band since the last trigger output.
- ADC\_COMP\_TRIG\_LOW\_HONCE to trigger PWM fault condition once when ADC output transitions into low-band only if ADC output has been in the high-band since the last trigger output.
- ADC\_COMP\_TRIG\_MID\_ALWAYS to always trigger PWM fault condition when ADC output is in the mid-band.
- ADC\_COMP\_TRIG\_MID\_ONCE to trigger PWM fault condition once when ADC output transitions into the mid-band.
- ADC\_COMP\_TRIG\_HIGH\_ALWAYS to always trigger PWM fault condition when ADC output is in the high-band.
- ADC\_COMP\_TRIG\_HIGH\_ONCE to trigger PWM fault condition once when ADC output transitions into the high-band.
- ADC\_COMP\_TRIG\_HIGH\_HALWAYS to always trigger PWM fault condition when ADC output is in the high-band only if ADC output has been in the low-band since the last trigger output.

ADC\_COMP\_TRIG\_HIGH\_HONCE to trigger PWM fault condition once when ADC output transitions into high-band only if ADC output has been in the low-band since the last trigger output.

The ADC\_COMP\_INT\_xxx term can take on the following values:

- ADC\_COMP\_INT\_NONE to never generate ADC interrupt.
- ADC\_COMP\_INT\_LOW\_ALWAYS to always generate ADC interrupt when ADC output is in the low-band.
- ADC\_COMP\_INT\_LOW\_ONCE to generate ADC interrupt once when ADC output transitions into the low-band.
- ADC\_COMP\_INT\_LOW\_HALWAYS to always generate ADC interrupt when ADC output is in the low-band only if ADC output has been in the high-band since the last trigger output.
- ADC\_COMP\_INT\_LOW\_HONCE to generate ADC interrupt once when ADC output transitions into low-band only if ADC output has been in the high-band since the last trigger output.
- ADC\_COMP\_INT\_MID\_ALWAYS to always generate ADC interrupt when ADC output is in the mid-band.
- ADC\_COMP\_INT\_MID\_ONCE to generate ADC interrupt once when ADC output transitions into the mid-band.
- ADC\_COMP\_INT\_HIGH\_ALWAYS to always generate ADC interrupt when ADC output is in the high-band.
- ADC\_COMP\_INT\_HIGH\_ONCE to generate ADC interrupt once when ADC output transitions into the high-band.
- ADC\_COMP\_INT\_HIGH\_HALWAYS to always generate ADC interrupt when ADC output is in the high-band only if ADC output has been in the low-band since the last trigger output.
- ADC\_COMP\_INT\_HIGH\_HONCE to generate ADC interrupt once when ADC output transitions into high-band only if ADC output has been in the low-band since the last trigger output.

# **Returns:**

None.

# 3.2.1.3 ROM\_ADCComparatorIntClear

Clears sample sequence comparator interrupt source.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorIntClear is a function pointer located at ROM\_ADCTABLE[21].

#### **Parameters:**

*ui32Base* is the base address of the ADC module. *ui32Status* is the bit-mapped interrupts status to clear.

# **Description:**

The specified interrupt status is cleared.

## Returns:

None.

# 3.2.1.4 ROM\_ADCComparatorIntDisable

Disables a sample sequence comparator interrupt.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorIntDisable is a function pointer located at ROM\_ADCTABLE[18].

## Parameters:

*ui32Base* is the base address of the ADC module. *ui32SequenceNum* is the sample sequence number.

#### **Description:**

This function disables the requested sample sequence comparator interrupt.

#### **Returns:**

None.

# 3.2.1.5 ROM\_ADCComparatorIntEnable

Enables a sample sequence comparator interrupt.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorIntEnable is a function pointer located at ROM\_ADCTABLE[19].

#### **Parameters:**

*ui32Base* is the base address of the ADC module. *ui32SequenceNum* is the sample sequence number.

#### **Description:**

This function enables the requested sample sequence comparator interrupt.

#### **Returns:**

None.

# 3.2.1.6 ROM\_ADCComparatorIntStatus

Gets the current comparator interrupt status.

# Prototype:

```
uint32_t
ROM_ADCComparatorIntStatus(uint32_t ui32Base)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorIntStatus is a function pointer located at ROM\_ADCTABLE[20].

#### Parameters:

ui32Base is the base address of the ADC module.

#### **Description:**

This function returns the digital comparator interrupt status bits. This status is sequence agnostic.

#### **Returns:**

The current comparator interrupt status.

# 3.2.1.7 ROM\_ADCComparatorRegionSet

Defines the ADC digital comparator regions.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorRegionSet is a function pointer located at ROM\_ADCTABLE[16].

# **Parameters:**

ui32Base is the base address of the ADC module.
ui32Comp is the index of the comparator to configure.
ui32LowRef is the reference point for the low/mid band threshold.
ui32HighRef is the reference point for the mid/high band threshold.

# **Description:**

The ADC digital comparator operation is based on three ADC value regions:

- low-band is defined as any ADC value less than or equal to the *ui32LowRef* value.
- mid-band is defined as any ADC value greater than the ui32LowRef value but less than or equal to the ui32HighRef value.
- high-band is defined as any ADC value greater than the *ui32HighRef* value.

Returns:

None.

# 3.2.1.8 ROM\_ADCComparatorReset

Resets the current ADC digital comparator conditions.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorReset is a function pointer located at ROM\_ADCTABLE[17].

# Parameters:

ui32Base is the base address of the ADC module.

*ui32Comp* is the index of the comparator.

bTrigger is the flag to indicate reset of Trigger conditions.

bInterrupt is the flag to indicate reset of Interrupt conditions.

# **Description:**

Because the digital comparator uses current and previous ADC values, this function allows the comparator to be reset to its initial value to prevent stale data from being used when a sequence is enabled.

# **Returns:**

None.

# 3.2.1.9 ROM\_ADCHardwareOversampleConfigure

Configures the hardware oversampling factor of the ADC.

# Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_ADCTABLE is an array of pointers located at ROM_APITABLE[5].

ROM_ADCHardwareOversampleConfigure is a function pointer located at

ROM_ADCTABLE[14].
```

# **Parameters:**

ui32Base is the base address of the ADC module.

ui32Factor is the number of samples to be averaged.

#### **Description:**

This function configures the hardware oversampling for the ADC, which can be used to provide better resolution on the sampled data. Oversampling is accomplished by averaging multiple samples from the same analog input. Six different oversampling rates are supported; 2x, 4x, 8x, 16x, 32x, and 64x. Specifying an oversampling factor of zero disables hardware oversampling.

Hardware oversampling applies uniformly to all sample sequencers. It does not reduce the depth of the sample sequencers like the software oversampling APIs; each sample written into the sample sequencer FIFO is a fully oversampled analog input reading.

Enabling hardware averaging increases the precision of the ADC at the cost of throughput. For example, enabling 4x oversampling reduces the throughput of a 250 k samples/second ADC to 62.5 k samples/second.

#### **Returns:**

None.

# 3.2.1.10 ROM\_ADCIntClear

Clears sample sequence interrupt source.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCIntClear is a function pointer located at ROM\_ADCTABLE[4].

# Parameters:

*ui32Base* is the base address of the ADC module. *ui32SequenceNum* is the sample sequence number.

# **Description:**

The specified sample sequence interrupt is cleared, so that it no longer asserts. This function must be called in the interrupt handler to keep the interrupt from being triggered again immediately upon exit.

# Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

# Returns:

None.

# 3.2.1.11 ROM\_ADCIntDisable

Disables a sample sequence interrupt.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCIntDisable is a function pointer located at ROM\_ADCTABLE[1].

# Parameters:

*ui32Base* is the base address of the ADC module. *ui32SequenceNum* is the sample sequence number.

#### **Description:**

This function disables the requested sample sequence interrupt.

#### **Returns:**

None.

# 3.2.1.12 ROM\_ADCIntDisableEx

Disables ADC interrupt sources.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCIntDisableEx is a function pointer located at ROM\_ADCTABLE[29].

# Parameters:

*ui32Base* is the base address of the ADC module. *ui32IntFlags* is the bit mask of the interrupt sources to disable.

# **Description:**

This function disables the indicated ADC interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The ui32IntFlags parameter is the logical OR of any of the following:

- ADC\_INT\_SS0 interrupt due to ADC sample sequence 0.
- ADC\_INT\_SS1 interrupt due to ADC sample sequence 1.
- ADC\_INT\_SS2 interrupt due to ADC sample sequence 2.
- ADC\_INT\_SS3 interrupt due to ADC sample sequence 3.

- ADC\_INT\_DMA\_SS0 interrupt due to DMA on ADC sample sequence 0.
- ADC INT DMA SS1 interrupt due to DMA on ADC sample sequence 1.
- ADC\_INT\_DMA\_SS2 interrupt due to DMA on ADC sample sequence 2.
- ADC\_INT\_DMA\_SS3 interrupt due to DMA on ADC sample sequence 3.
- ADC\_INT\_DCON\_SS0 interrupt due to digital comparator on ADC sample sequence 0.
- ADC INT DCON SS1 interrupt due to digital comparator on ADC sample sequence 1.
- ADC INT DCON SS2 interrupt due to digital comparator on ADC sample sequence 2.
- ADC\_INT\_DCON\_SS3 interrupt due to digital comparator on ADC sample sequence 3.

#### **Returns:**

None.

# 3.2.1.13 ROM\_ADCIntEnable

Enables a sample sequence interrupt.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCIntEnable is a function pointer located at ROM\_ADCTABLE[2].

## Parameters:

*ui32Base* is the base address of the ADC module. *ui32SequenceNum* is the sample sequence number.

#### **Description:**

This function enables the requested sample sequence interrupt. Any outstanding interrupts are cleared before enabling the sample sequence interrupt.

# **Returns:**

None.

# 3.2.1.14 ROM\_ADCIntEnableEx

Enables ADC interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCIntEnableEx is a function pointer located at ROM\_ADCTABLE[30]. Parameters:

*ui32Base* is the base address of the ADC module. *ui32IntFlags* is the bit mask of the interrupt sources to disable.

#### **Description:**

This function enables the indicated ADC interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter is the logical OR of any of the following:

- ADC\_INT\_SS0 interrupt due to ADC sample sequence 0.
- ADC\_INT\_SS1 interrupt due to ADC sample sequence 1.
- ADC\_INT\_SS2 interrupt due to ADC sample sequence 2.
- ADC\_INT\_SS3 interrupt due to ADC sample sequence 3.
- ADC\_INT\_DMA\_SS0 interrupt due to DMA on ADC sample sequence 0.
- ADC\_INT\_DMA\_SS1 interrupt due to DMA on ADC sample sequence 1.
- ADC\_INT\_DMA\_SS2 interrupt due to DMA on ADC sample sequence 2.
- ADC\_INT\_DMA\_SS3 interrupt due to DMA on ADC sample sequence 3.
- ADC\_INT\_DCON\_SS0 interrupt due to digital comparator on ADC sample sequence 0.
- ADC\_INT\_DCON\_SS1 interrupt due to digital comparator on ADC sample sequence 1.
- ADC\_INT\_DCON\_SS2 interrupt due to digital comparator on ADC sample sequence 2.
- ADC\_INT\_DCON\_SS3 interrupt due to digital comparator on ADC sample sequence 3.

#### **Returns:**

None.

# 3.2.1.15 ROM\_ADCIntStatus

Gets the current interrupt status.

#### Prototype:

```
uint32_t
ROM_ADCIntStatus(uint32_t ui32Base,
uint32_t ui32SequenceNum,
bool bMasked)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCIntStatus is a function pointer located at ROM\_ADCTABLE[3].

#### Parameters:

ui32Base is the base address of the ADC module.

ui32SequenceNum is the sample sequence number.

**bMasked** is false if the raw interrupt status is required and true if the masked interrupt status is required.

## **Description:**

This function returns the interrupt status for the specified sample sequence. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

## **Returns:**

The current raw or masked interrupt status.

# 3.2.1.16 ROM\_ADCIntStatusEx

Gets interrupt status for the specified ADC module.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCIntStatusEx is a function pointer located at ROM\_ADCTABLE[31].

# **Parameters:**

*ui32Base* is the base address of the ADC module. *bMasked* specifies whether masked or raw interrupt status is returned.

#### **Description:**

If *bMasked* is set as **true**, then the masked interrupt status is returned; otherwise, the raw interrupt status is returned.

# **Returns:**

Returns the current interrupt status for the specified ADC module. The value returned is the logical OR of the **ADC\_INT\_**\* values that are currently active.

# 3.2.1.17 ROM\_ADCPhaseDelayGet

Gets the phase delay between a trigger and the start of a sequence.

# Prototype:

uint32\_t
ROM\_ADCPhaseDelayGet(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCPhaseDelayGet is a function pointer located at ROM\_ADCTABLE[25].

#### **Parameters:**

ui32Base is the base address of the ADC module.

#### **Description:**

This function gets the current phase delay between the detection of an ADC trigger event and the start of the sample sequence.

#### Returns:

Returns the phase delay, specified as one of ADC\_PHASE\_0, ADC\_PHASE\_22\_5, ADC\_PHASE\_45, ADC\_PHASE\_67\_5, ADC\_PHASE\_90, ADC\_PHASE\_112\_5, ADC\_PHASE\_135, ADC\_PHASE\_157\_5, ADC\_PHASE\_180, ADC\_PHASE\_202\_5, ADC\_PHASE\_225, ADC\_PHASE\_247\_5, ADC\_PHASE\_270, ADC\_PHASE\_292\_5, ADC\_PHASE\_315, or ADC\_PHASE\_337\_5.

# 3.2.1.18 ROM\_ADCPhaseDelaySet

Sets the phase delay between a trigger and the start of a sequence.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCPhaseDelaySet is a function pointer located at ROM\_ADCTABLE[24].

#### Parameters:

ui32Base is the base address of the ADC module.

ui32Phase is the phase delay, specified as one of ADC\_PHASE\_0, ADC\_PHASE\_22\_5, ADC\_PHASE\_45, ADC\_PHASE\_67\_5, ADC\_PHASE\_90, ADC\_PHASE\_112\_5, ADC\_PHASE\_135, ADC\_PHASE\_157\_5, ADC\_PHASE\_180, ADC\_PHASE\_202\_5, ADC\_PHASE\_225, ADC\_PHASE\_247\_5, ADC\_PHASE\_270, ADC\_PHASE\_292\_5, ADC\_PHASE\_315, or ADC\_PHASE\_337\_5.

#### **Description:**

This function sets the phase delay between the detection of an ADC trigger event and the start of the sample sequence. By selecting a different phase delay for a pair of ADC modules (such as **ADC\_PHASE\_0** and **ADC\_PHASE\_180**) and having each ADC module sample the same analog input, it is possible to increase the sampling rate of the analog input (with samples N, N+2, N+4, and so on, coming from the first ADC and samples N+1, N+3, N+5, and so on, coming from the second ADC). The ADC module has a single phase delay that is applied to all sample sequences within that module.

#### Returns:

None.

# 3.2.1.19 ROM\_ADCProcessorTrigger

Causes a processor trigger for a sample sequence.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCProcessorTrigger is a function pointer located at ROM\_ADCTABLE[13].

## Parameters:

ui32Base is the base address of the ADC module.

*ui32SequenceNum* is the sample sequence number, with ADC\_TRIGGER\_WAIT or ADC\_TRIGGER\_SIGNAL optionally ORed into it.

## **Description:**

This function triggers a processor-initiated sample sequence if the sample sequence trigger is configured to **ADC\_TRIGGER\_PROCESSOR**. If **ADC\_TRIGGER\_WAIT** is ORed into the sequence number, the processor-initiated trigger is delayed until a later processor-initiated trigger to a different ADC module that specifies **ADC\_TRIGGER\_SIGNAL**, allowing multiple ADCs to start from a processor-initiated trigger in a synchronous manner.

#### **Returns:**

None.

# 3.2.1.20 ROM\_ADCReferenceGet

Returns the current setting of the ADC reference.

## Prototype:

uint32\_t
ROM\_ADCReferenceGet(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCReferenceGet is a function pointer located at ROM\_ADCTABLE[23].

#### Parameters:

ui32Base is the base address of the ADC module.

#### **Description:**

Returns the value of the ADC reference setting. The returned value is one of ADC\_REF\_INT or ADC\_REF\_EXT\_3V.

# **Returns:**

The current setting of the ADC reference.

# 3.2.1.21 ROM\_ADCReferenceSet

Selects the ADC reference.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCReferenceSet is a function pointer located at ROM\_ADCTABLE[22].

### Parameters:

*ui32Base* is the base address of the ADC module. *ui32Ref* is the reference to use.

#### **Description:**

The ADC reference is set as specified by *ui32Ref*. It must be one of **ADC\_REF\_INT** or **ADC\_REF\_EXT\_3V**, for internal or external reference. If **ADC\_REF\_INT** is chosen, then an internal 3V reference is used and no external reference is needed. If **ADC\_REF\_EXT\_3V** is chosen, then a 3V reference must be supplied to the AVREF pin.

#### Returns:

None.

# 3.2.1.22 ROM\_ADCSequenceConfigure

Configures the trigger source and priority of a sample sequence.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceConfigure is a function pointer located at ROM\_ADCTABLE[7].

# Parameters:

ui32Base is the base address of the ADC module.

ui32SequenceNum is the sample sequence number.

- ui32Trigger is the trigger source that initiates the sample sequence; must be one of the ADC\_TRIGGER\_\* values.
- *ui32Priority* is the relative priority of the sample sequence with respect to the other sample sequences.

#### **Description:**

This function configures the initiation criteria for a sample sequence. Valid sample sequencers range from zero to three; sequencer zero captures up to eight samples, sequencers one and two capture up to four samples, and sequencer three captures a single sample. The trigger condition and priority (with respect to other sample sequencer execution) are set.

The *ui32Trigger* parameter can take on the following values:

ADC\_TRIGGER\_PROCESSOR - A trigger generated by the processor, via the ROM\_ADCProcessorTrigger() function.

- ADC\_TRIGGER\_COMP0 A trigger generated by the first analog comparator; configured with ROM\_ComparatorConfigure().
- ADC\_TRIGGER\_COMP1 A trigger generated by the second analog comparator; configured with ROM\_ComparatorConfigure().
- ADC\_TRIGGER\_COMP2 A trigger generated by the third analog comparator; configured with ROM\_ComparatorConfigure().
- ADC\_TRIGGER\_EXTERNAL A trigger generated by an input from the Port B4 pin, or the GPIO selected using the ROM\_GPIOADCTriggerEnable() function.
- ADC\_TRIGGER\_TIMER A trigger generated by a timer; configured with ROM\_TimerControlTrigger().
- ADC\_TRIGGER\_PWM0 A trigger generated by the first PWM generator; configured with ROM\_PWMGenIntTrigEnable().
- ADC\_TRIGGER\_PWM1 A trigger generated by the second PWM generator; configured with ROM\_PWMGenIntTrigEnable().
- ADC\_TRIGGER\_PWM2 A trigger generated by the third PWM generator; configured with ROM\_PWMGenIntTrigEnable().
- ADC\_TRIGGER\_PWM3 A trigger generated by the fourth PWM generator; configured with ROM\_PWMGenIntTrigEnable().
- ADC\_TRIGGER\_ALWAYS A trigger that is always asserted, causing the sample sequence to capture repeatedly (so long as there is not a higher priority source active).

The *ui32Priority* parameter is a value between 0 and 3, where 0 represents the highest priority and 3 the lowest. Note that when programming the priority among a set of sample sequences, each must have unique priority; it is up to the caller to guarantee the uniqueness of the priorities.

# **Returns:**

None.

# 3.2.1.23 ROM\_ADCSequenceDataGet

Gets the captured data for a sample sequence.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceDataGet is a function pointer located at ROM\_ADCTABLE[0].

#### Parameters:

ui32Base is the base address of the ADC module.ui32SequenceNum is the sample sequence number.pui32Buffer is the address where the data is stored.

# **Description:**

This function copies data from the specified sample sequencer output FIFO to a memory resident buffer. The number of samples available in the hardware FIFO are copied into the buffer, which is assumed to be large enough to hold that many samples. This function only returns the samples that are presently available, which may not be the entire sample sequence if it is in the process of being executed.

## Returns:

Returns the number of samples copied to the buffer.

# 3.2.1.24 ROM\_ADCSequenceDisable

Disables a sample sequence.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceDisable is a function pointer located at ROM\_ADCTABLE[6].

#### Parameters:

*ui32Base* is the base address of the ADC module. *ui32SequenceNum* is the sample sequence number.

#### **Description:**

Prevents the specified sample sequence from being captured when its trigger is detected. A sample sequence must be disabled before it is configured.

#### **Returns:**

None.

# 3.2.1.25 ROM\_ADCSequenceDMADisable

Disables DMA for sample sequencers.

## Prototype:

void

ROM\_ADCSequenceDMADisable(uint32\_t ui32Base, uint32\_t ui32SequenceNum)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceDMADisable is a function pointer located at ROM\_ADCTABLE[33].

#### **Parameters:**

ui32Base is the base address of the ADC module.

ui32SequenceNum is the sample sequence number.

# **Description:**

Prevents the specified sample sequencer from generating DMA requests.

#### **Returns:**

None.

# 3.2.1.26 ROM\_ADCSequenceDMAEnable

Enables DMA for sample sequencers.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceDMAEnable is a function pointer located at ROM\_ADCTABLE[32].

#### **Parameters:**

*ui32Base* is the base address of the ADC module. *ui32SequenceNum* is the sample sequence number.

# **Description:**

Allows DMA requests to be generated based on the FIFO level of the sample sequencer.

#### Returns:

None.

# 3.2.1.27 ROM\_ADCSequenceEnable

Enables a sample sequence.

# **Prototype:**

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceEnable is a function pointer located at ROM\_ADCTABLE[5].

# Parameters:

*ui32Base* is the base address of the ADC module. *ui32SequenceNum* is the sample sequence number.

## **Description:**

Allows the specified sample sequence to be captured when its trigger is detected. A sample sequence must be configured before it is enabled.

#### Returns:

None.

# 3.2.1.28 ROM\_ADCSequenceOverflow

Determines if a sample sequence overflow occurred.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceOverflow is a function pointer located at ROM\_ADCTABLE[9].

#### **Parameters:**

*ui32Base* is the base address of the ADC module. *ui32SequenceNum* is the sample sequence number.

## **Description:**

This function determines if a sample sequence overflow has occurred. Overflow happens if the captured samples are not read from the FIFO before the next trigger occurs.

#### **Returns:**

Returns zero if there was not an overflow, and non-zero if there was.

# 3.2.1.29 ROM\_ADCSequenceOverflowClear

Clears the overflow condition on a sample sequence.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceOverflowClear is a function pointer located at ROM\_ADCTABLE[10].

# Parameters:

*ui32Base* is the base address of the ADC module. *ui32SequenceNum* is the sample sequence number.

# **Description:**

This function clears an overflow condition on one of the sample sequences. The overflow condition must be cleared in order to detect a subsequent overflow condition (it otherwise causes no harm).

#### Returns:

None.

# 3.2.1.30 ROM\_ADCSequenceStepConfigure

Configure a step of the sample sequencer.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceStepConfigure is a function pointer located at ROM\_ADCTABLE[8].

#### Parameters:

ui32Base is the base address of the ADC module.

ui32SequenceNum is the sample sequence number.

ui32Step is the step to be configured.

ui32Config is the configuration of this step; must be a logical OR of ADC\_CTL\_TS, ADC\_CTL\_IE, ADC\_CTL\_END, ADC\_CTL\_D, one of the input channel selects (ADC\_CTL\_CH0 through ADC\_CTL\_CH23), and one of the digital comparator selects (ADC\_CTL\_CMP0 through ADC\_CTL\_CMP7).

# **Description:**

This function configures the ADC for one step of a sample sequence. The ADC can be configured for single-ended or differential operation (the ADC\_CTL\_D bit selects differential operation when set), the channel to be sampled can be chosen (the ADC\_CTL\_CH0 through ADC\_CTL\_CH23 values), and the internal temperature sensor can be selected (the ADC\_CTL\_TS bit). Additionally, this step can be defined as the last in the sequence (the ADC\_CTL\_END bit) and it can be configured to cause an interrupt when the step is complete (the ADC\_CTL\_IE bit). If the digital comparators are present on the device, this step may also be configured to send the ADC sample to the selected comparator using ADC\_CTL\_CMP0 through ADC\_CTL\_CMP7. The configuration is used by the ADC at the appropriate time when the trigger for this sequence occurs.

# Note:

If the Digital Comparator is present and enabled using the **ADC\_CTL\_CMP0** through **ADC\_CTL\_CMP7** selects, the ADC sample is NOT written into the ADC sequence data FIFO.

The *ui32Step* parameter determines the order in which the samples are captured by the ADC when the trigger occurs. It can range from zero to seven for the first sample sequencer, from zero to three for the second and third sample sequencer, and can only be zero for the fourth sample sequencer.

Differential mode only works with adjacent channel pairs (for example, 0 and 1). The channel select must be the number of the channel pair to sample (for example, **ADC\_CTL\_CH0** for 0 and 1, or **ADC\_CTL\_CH1** for 2 and 3) or undefined results are returned by the ADC. Additionally, if differential mode is selected when the temperature sensor is being sampled, undefined results are returned by the ADC.

It is the responsibility of the caller to ensure that a valid configuration is specified; this function does not check the validity of the specified configuration.

#### **Returns:**

None.

# 3.2.1.31 ROM\_ADCSequenceUnderflow

Determines if a sample sequence underflow occurred.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceUnderflow is a function pointer located at ROM\_ADCTABLE[11].

#### Parameters:

*ui32Base* is the base address of the ADC module. *ui32SequenceNum* is the sample sequence number.

#### **Description:**

This function determines if a sample sequence underflow has occurred. Underflow happens if too many samples are read from the FIFO.

#### **Returns:**

Returns zero if there was not an underflow, and non-zero if there was.

# 3.2.1.32 ROM\_ADCSequenceUnderflowClear

Clears the underflow condition on a sample sequence.

# Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_ADCTABLE is an array of pointers located at ROM_APITABLE[5].
ROM_ADCSequenceUnderflowClear is a function pointer located at ROM_ADCTABLE[12].
```

# Parameters:

*ui32Base* is the base address of the ADC module. *ui32SequenceNum* is the sample sequence number.

# **Description:**

This function clears an underflow condition on one of the sample sequencers. The underflow condition must be cleared in order to detect a subsequent underflow condition (it otherwise causes no harm).

# **Returns:**

None.

# 4 AES

ntroduction	
API Functions	

## 4.1 Introduction

The AES module driver provides a method for performing encryption and decryption operations on blocks of 128 bits of data. The configuration and feature highlights are:

- Supports ECB, CBC, CTR, ICM, CFB, CBC-MAC, GCM, CCM, XTS, F8, and F9 operating modes.
- The cipher block handles keys of 128 bits, 192 bits, and 256 bits.
- In modes that require authentication, a hash tag is generated.
- Controls uDMA triggers for context and data transfers.

## 4.2 API Functions

## **Functions**

- void ROM\_AESAuthLengthSet (uint32\_t ui32Base, uint32\_t ui32Length)
- void ROM\_AESConfigSet (uint32\_t ui32Base, uint32\_t ui32Config)
- bool ROM\_AESDataAuth (uint32\_t ui32Base, uint32\_t \*pui32Src, uint32\_t ui32Length, uint32\_t \*pui32Tag)
- bool ROM\_AESDataProcess (uint32\_t ui32Base, uint32\_t \*pui32Src, uint32\_t \*pui32Dest, uint32\_t ui32Length)
- bool ROM\_AESDataProcessAuth (uint32\_t ui32Base, uint32\_t \*pui32Dest, uint32\_t ui32Length, uint32\_t \*pui32AuthSrc, uint32\_t ui32AuthLength, uint32\_t \*pui32Tag)
- void ROM\_AESDataRead (uint32\_t ui32Base, uint32\_t \*pui32Dest)
- bool ROM\_AESDataReadNonBlocking (uint32\_t ui32Base, uint32\_t \*pui32Dest)
- void ROM\_AESDataWrite (uint32\_t ui32Base, uint32\_t \*pui32Src)
- bool ROM\_AESDataWriteNonBlocking (uint32\_t ui32Base, uint32\_t \*pui32Src)
- void ROM\_AESDMADisable (uint32\_t ui32Base, uint32\_t ui32Flags)
- void ROM\_AESDMAEnable (uint32\_t ui32Base, uint32\_t ui32Flags)
- void ROM\_AESIntClear (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_AESIntDisable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_AESIntEnable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- uint32\_t ROM\_AESIntStatus (uint32\_t ui32Base, bool bMasked)
- void ROM\_AESIVRead (uint32\_t ui32Base, uint32\_t \*pui32IVData)
- void ROM\_AESIVSet (uint32\_t ui32Base, uint32\_t \*pui32IVdata)
- void ROM\_AESKey1Set (uint32\_t ui32Base, uint32\_t \*pui32Key, uint32\_t ui32Keysize)
- void ROM\_AESKey2Set (uint32\_t ui32Base, uint32\_t \*pui32Key, uint32\_t ui32Keysize)

- void ROM\_AESKey3Set (uint32\_t ui32Base, uint32\_t \*pui32Key)
- void ROM\_AESLengthSet (uint32\_t ui32Base, uint64\_t ui64Length)
- void ROM\_AESReset (uint32\_t ui32Base)
- void ROM\_AESTagRead (uint32\_t ui32Base, uint32\_t \*pui32TagData)

## 4.2.1 Function Documentation

## 4.2.1.1 ROM\_AESAuthLengthSet

Sets the authentication data length in the AES module.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESAuthLengthSet is a function pointer located at ROM\_AESTABLE[1].

#### Parameters:

*ui32Base* is the base address of the AES module. *ui32Length* is the length in bytes.

#### **Description:**

This function is only used to write the authentication data length in the combined modes (GCM or CCM) and XTS mode. Supported AAD lengths for CCM are from 0 to  $(2^{16} - 28)$  bytes. For GCM, any value up to  $(2^{32} - 1)$  can be used. For XTS mode, this register is used to load j. Loading of j is only required if j = 0. j represents the sequential number of the 128-bit blocks inside the data unit. Consequently, j must be multiplied by 16 when passed to this function, thereby placing the block number in bits [31:4] of the register.

When this function is called, the engine is triggered to start using this context for GCM and CCM.

#### Returns:

None

## 4.2.1.2 ROM\_AESConfigSet

Configures the AES module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESConfigSet is a function pointer located at ROM\_AESTABLE[2]. Parameters:

*ui32Base* is the base address of the AES module. *ui32Config* is the configuration of the AES module.

#### **Description:**

This function configures the AES module based on the specified parameters. It does not change any DMA- or interrupt-related parameters.

The ui32Config parameter is a bit-wise OR of a number of configuration flags. The valid flags are grouped based on their function.

The direction of the operation is specified with only of following flags:

- AES\_CFG\_DIR\_ENCRYPT Encryption mode
- AES\_CFG\_DIR\_DECRYPT Decryption mode

The key size is specified with only one of the following flags:

- AES\_CFG\_KEY\_SIZE\_128BIT Key size of 128 bits
- AES\_CFG\_KEY\_SIZE\_192BIT Key size of 192 bits
- AES\_CFG\_KEY\_SIZE\_256BIT Key size of 256 bits

The mode of operation is specified with only one of the following flags.

- AES\_CFG\_MODE\_ECB Electronic codebook mode
- AES\_CFG\_MODE\_CBC Cipher-block chaining mode
- AES\_CFG\_MODE\_CFB Cipher feedback mode
- AES\_CFG\_MODE\_CTR Counter mode
- AES\_CFG\_MODE\_ICM Integer counter mode
- AES CFG\_MODE\_XTS Ciphertext stealing mode
- AES\_CFG\_MODE\_XTS\_TWEAKJL XEX-based tweaked-codebook mode with ciphertext stealing with previous/intermediate tweak value and j loaded
- AES\_CFG\_MODE\_XTS\_K2IJL XEX-based tweaked-codebook mode with ciphertext stealing with key2, i and j loaded
- AES\_CFG\_MODE\_XTS\_K2ILJ0 XEX-based tweaked-codebook mode with ciphertext stealing with key2 and i loaded, j = 0
- AES\_CFG\_MODE\_F8 F8 mode
- AES\_CFG\_MODE\_F9 F9 mode
- AES\_CFG\_MODE\_CBCMAC Cipher block chaining message authentication code mode
- AES\_CFG\_MODE\_GCM\_HLY0ZERO Galois/counter mode with GHASH with H loaded, Y0-encrypted forced to zero and counter is not enabled.
- AES\_CFG\_MODE\_GCM\_HLY0CALC Galois/counter mode with GHASH with H loaded, Y0-encrypted calculated internally and counter is enabled.
- AES\_CFG\_MODE\_GCM\_HY0CALC Galois/Counter mode with autonomous GHASH (both H and Y0-encrypted calculated internally) and counter is enabled.
- AES\_CFG\_MODE\_CCM Counter with CBC-MAC mode

The following defines are used to specify the counter width. It is only required to be defined when using CTR, CCM, or GCM modes, only one of the following defines must be used to specify the counter width length:

- AES\_CFG\_CTR\_WIDTH\_32 Counter is 32 bits
- AES\_CFG\_CTR\_WIDTH\_64 Counter is 64 bits

- AES\_CFG\_CTR\_WIDTH\_96 Counter is 96 bits
- AES\_CFG\_CTR\_WIDTH\_128 Counter is 128 bits

Only one of the following defines must be used to specify the length field for CCM operations (L):

- AES\_CFG\_CCM\_L\_2 2 bytes
- AES\_CFG\_CCM\_L\_4 4 bytes
- AES\_CFG\_CCM\_L\_8 8 bytes

Only one of the following defines must be used to specify the length of the authentication field for CCM operations (M) through the *ui32Config* argument in the ROM\_AESConfigSet() function:

- AES\_CFG\_CCM\_M\_4 4 bytes
- AES\_CFG\_CCM\_M\_6 6 bytes
- AES\_CFG\_CCM\_M\_8 8 bytes
- AES\_CFG\_CCM\_M\_10 10 bytes
- AES\_CFG\_CCM\_M\_12 12 bytes
- AES CFG CCM M 14 14 bytes
- AES CFG CCM M 16 16 bytes

#### Note:

When performing a basic GHASH operation for used with GCM mode, use the **AES\_CFG\_MODE\_GCM\_HLY0ZERO** and do not specify a direction.

#### **Returns:**

None.

## 4.2.1.3 ROM\_AESDataAuth

Used to authenticate blocks of data by generating a hash tag.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESDataAuth is a function pointer located at ROM\_AESTABLE[3].

#### Parameters:

ui32Base is the base address of the AES module.

*pui32Src* is a pointer to the memory location where the input data is stored. The data must be padded to the 16-byte boundary.

*ui32Length* is the length of the cryptographic data in bytes.

pui32Tag is a pointer to a 4-word array where the hash tag is written.

#### **Description:**

This function processes data to produce a hash tag that can be used tor authentication. Before calling this function, ensure that the AES module is properly configured the key, data size, mode, etc. Only CBC-MAC and F9 modes should be used.

#### Returns:

Returns true if data was processed successfully. Returns false if data processing failed.

## 4.2.1.4 ROM\_AESDataProcess

Used to process(transform) blocks of data, either encrypt or decrypt it.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESDataProcess is a function pointer located at ROM\_AESTABLE[4].

#### Parameters:

ui32Base is the base address of the AES module.

- *pui32Src* is a pointer to the memory location where the input data is stored. The data must be padded to the 16-byte boundary.
- *pui32Dest* is a pointer to the memory location output is written. The space for written data must be rounded up to the 16-byte boundary.

ui32Length is the length of the cryptographic data in bytes.

#### **Description:**

This function iterates the encryption or decryption mechanism number over the data length. Before calling this function, ensure that the AES module is properly configured the key, data size, mode, etc. Only ECB, CBC, CTR, ICM, CFB, XTS and F8 operating modes should be used. The data is processed in 4-word (16-byte) blocks.

#### Note:

This function only supports values of *ui32Length* less than  $2^{32}$ , because the memory size is restricted to between 0 to  $2^{32}$  bytes.

#### **Returns:**

Returns true if data was processed successfully. Returns false if data processing failed.

## 4.2.1.5 ROM\_AESDataProcessAuth

Processes and authenticates blocks of data, either encrypt it or decrypts it.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESDataProcessAuth is a function pointer located at ROM\_AESTABLE[5].

#### Parameters:

ui32Base is the base address of the AES module.

- *pui32Src* is a pointer to the memory location where the input data is stored. The data must be padded to the 16-byte boundary.
- *pui32Dest* is a pointer to the memory location output is written. The space for written data must be rounded up to the 16-byte boundary.

ui32Length is the length of the cryptographic data in bytes.

- *pui32AuthSrc* is a pointer to the memory location where the additional authentication data is stored. The data must be padded to the 16-byte boundary.
- ui32AuthLength is the length of the additional authentication data in bytes.

pui32Tag is a pointer to a 4-word array where the hash tag is written.

#### **Description:**

This function encrypts or decrypts blocks of data in addition to authentication data. A hash tag is also produced. Before calling this function, ensure that the AES module is properly configured the key, data size, mode, etc. Only CCM and GCM modes should be used.

#### **Returns:**

Returns true if data was processed successfully. Returns false if data processing failed.

## 4.2.1.6 ROM\_AESDataRead

Reads plaintext/ciphertext from data registers with blocking.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESDataRead is a function pointer located at ROM\_AESTABLE[6].

#### Parameters:

ui32Base is the base address of the AES module.

pui32Dest is a pointer to an array of words.

#### **Description:**

This function reads a block of either plaintext or ciphertext out of the AES module. If the output is not ready, the function waits until it is ready. A block is 16 bytes or 4 words.

### Returns:

None.

## 4.2.1.7 ROM\_AESDataReadNonBlocking

Reads plaintext/ciphertext from data registers without blocking.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESDataReadNonBlocking is a function pointer located at ROM\_AESTABLE[7].

#### Parameters:

*ui32Base* is the base address of the AES module. *pui32Dest* is a pointer to an array of words of data.

#### **Description:**

This function reads a block of either plaintext or ciphertext out of the AES module. If the output data is not ready, the function returns false. If the read completed successfully, the function returns true. A block is 16 bytes or 4 words.

#### **Returns:**

true or false.

## 4.2.1.8 ROM\_AESDataWrite

Writes plaintext/ciphertext to data registers with blocking.

#### Prototype:

void

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESDataWrite is a function pointer located at ROM\_AESTABLE[8].

#### Parameters:

ui32Base is the base address of the AES module.

*pui32Src* is a pointer to an array of bytes.

#### **Description:**

This function writes a block of either plaintext or ciphertext into the AES module. If the input is not ready, the function waits until it is ready before performing the write. A block is 16 bytes or 4 words.

#### Returns:

None.

## 4.2.1.9 ROM\_AESDataWriteNonBlocking

Writes plaintext/ciphertext to data registers without blocking.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESDataWriteNonBlocking is a function pointer located at ROM\_AESTABLE[9].

#### Parameters:

*ui32Base* is the base address of the AES module. *pui32Src* is a pointer to an array of words of data.

#### **Description:**

This function writes a block of either plaintext or ciphertext into the AES module. If the input is not ready, the function returns false. If the write completed successfully, the function returns true. A block is 16 bytes or 4 words.

#### **Returns:**

True or false.

## 4.2.1.10 ROM\_AESDMADisable

Disables uDMA requests for the AES module.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_AESTABLE is an array of pointers located at ROM_APITABLE[43].
ROM_AESDMADisable is a function pointer located at ROM_AESTABLE[10].
```

#### Parameters:

ui32Base is the base address of the AES module.

ui32Flags is a bit mask of the uDMA requests to be disabled.

#### **Description:**

This function disables the uDMA request sources in the AES module. The *ui32Flags* parameter is the logical OR of any of the following:

- AES\_DMA\_DATA\_IN
- AES\_DMA\_DATA\_OUT
- AES\_DMA\_CONTEXT\_IN
- AES DMA CONTEXT OUT

#### **Returns:**

None.

## 4.2.1.11 ROM\_AESDMAEnable

Enables uDMA requests for the AES module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESDMAEnable is a function pointer located at ROM\_AESTABLE[11].

### Parameters:

*ui32Base* is the base address of the AES module. *ui32Flags* is a bit mask of the uDMA requests to be enabled.

#### **Description:**

This function enables the uDMA request sources in the AES module. The *ui32Flags* parameter is the logical OR of any of the following:

- AES\_DMA\_DATA\_IN
- AES DMA DATA OUT
- AES\_DMA\_CONTEXT\_IN
- AES\_DMA\_CONTEXT\_OUT

#### **Returns:**

None.

## 4.2.1.12 ROM\_AESIntClear

Clears AES module interrupts.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESIntClear is a function pointer located at ROM\_AESTABLE[12].

#### Parameters:

*ui32Base* is the base address of the AES module. *ui32IntFlags* is a bit mask of the interrupt sources to disable.

#### **Description:**

This function clears the interrupt sources in the AES module. The *ui32IntFlags* parameter is the logical OR of any of the following:

- AES\_INT\_DMA\_CONTEXT\_IN Context DMA done interrupt
- AES\_INT\_DMA\_CONTEXT\_OUT Authentication tag (and IV) DMA done interrupt
- AES\_INT\_DMA\_DATA\_IN Data input DMA done interrupt
- AES\_INT\_DMA\_DATA\_OUT Data output DMA done interrupt

#### Note:

Only the DMA done interrupts can be cleared. The remaining interrupts should be disabled with ROM\_AESIntDisable().

#### **Returns:**

None.

## 4.2.1.13 ROM\_AESIntDisable

Disables AES module interrupts.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESIntDisable is a function pointer located at ROM\_AESTABLE[13].

#### Parameters:

*ui32Base* is the base address of the AES module. *ui32IntFlags* is a bit mask of the interrupt sources to disable.

#### **Description:**

This function disables the interrupt sources in the AES module. The *ui32IntFlags* parameter is the logical OR of any of the following:

AES\_INT\_CONTEXT\_IN - Context interrupt

- AES\_INT\_CONTEXT\_OUT Authentication tag (and IV) interrupt
- AES\_INT\_DATA\_IN Data input interrupt
- AES\_INT\_DATA\_OUT Data output interrupt
- AES\_INT\_DMA\_CONTEXT\_IN Context DMA done interrupt
- AES\_INT\_DMA\_CONTEXT\_OUT Authentication tag (and IV) DMA done interrupt
- AES\_INT\_DMA\_DATA\_IN Data input DMA done interrupt
- AES\_INT\_DMA\_DATA\_OUT Data output DMA done interrupt

#### Note:

The DMA done interrupts are the only interrupts that can be cleared. The remaining interrupts can be disabled instead using ROM\_AESIntDisable().

#### **Returns:**

None.

## 4.2.1.14 ROM\_AESIntEnable

Enables AES module interrupts.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESIntEnable is a function pointer located at ROM\_AESTABLE[14].

#### Parameters:

ui32Base is the base address of the AES module.ui32IntFlags is a bit mask of the interrupt sources to enable.

#### **Description:**

This function enables the interrupts in the AES module. The *ui32IntFlags* parameter is the logical OR of any of the following:

- AES\_INT\_CONTEXT\_IN Context interrupt
- AES\_INT\_CONTEXT\_OUT Authentication tag (and IV) interrupt
- AES\_INT\_DATA\_IN Data input interrupt
- AES\_INT\_DATA\_OUT Data output interrupt
- AES\_INT\_DMA\_CONTEXT\_IN Context DMA done interrupt
- AES\_INT\_DMA\_CONTEXT\_OUT Authentication tag (and IV) DMA done interrupt
- AES\_INT\_DMA\_DATA\_IN Data input DMA done interrupt
- AES\_INT\_DMA\_DATA\_OUT Data output DMA done interrupt

#### Note:

Interrupts that have been previously been enabled are not disabled when this function is called.

#### **Returns:**

## 4.2.1.15 ROM\_AESIntStatus

Returns the current AES module interrupt status.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESIntStatus is a function pointer located at ROM\_AESTABLE[0].

#### **Parameters:**

ui32Base is the base address of the AES module.

**bMasked** is **false** if the raw interrupt status is required and **true** if the masked interrupt status is required.

#### **Returns:**

Returns a bit mask of the interrupt sources, which is a logical OR of any of the following:

- AES\_INT\_CONTEXT\_IN Context interrupt
- AES\_INT\_CONTEXT\_OUT Authentication tag (and IV) interrupt.
- AES\_INT\_DATA\_IN Data input interrupt
- AES\_INT\_DATA\_OUT Data output interrupt
- AES\_INT\_DMA\_CONTEXT\_IN Context DMA done interrupt
- AES\_INT\_DMA\_CONTEXT\_OUT Authentication tag (and IV) DMA done interrupt
- AES\_INT\_DMA\_DATA\_IN Data input DMA done interrupt
- AES\_INT\_DMA\_DATA\_OUT Data output DMA done interrupt

## 4.2.1.16 void ROM\_AESIVRead (uint32\_t *ui32Base*, uint32\_t \* *pui32IVData*)

Saves the Initial Vector (IV) registers to a user-defined location.

#### Parameters:

*ui32Base* is the base address of the AES module. *pui32IVData* is pointer to the location that stores the IV data.

#### **Description:**

This function stores the IV for use with authenticated encryption and decryption operations. It is assumed that the AES\_CTRL\_SAVE\_CONTEXT bit is set in the AES\_CTRL register.

#### Returns:

## 4.2.1.17 ROM\_AESIVSet

Writes the Initial Vector (IV) register, needed in some of the AES Modes.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESIVSet is a function pointer located at ROM\_AESTABLE[15].

#### Parameters:

ui32Base is the base address of the AES module.

*pui32IVdata* is an array of 4 words (128 bits), containing the IV value to be configured. The least significant word is in the 0th index.

#### **Description:**

This functions writes the initial vector registers in the AES module.

#### Returns:

None.

## 4.2.1.18 ROM\_AESKey1Set

Writes the key 1 configuration registers, which are used for encryption or decryption.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESKey1Set is a function pointer located at ROM\_AESTABLE[16].

#### Parameters:

ui32Base is the base address for the AES module.

*pui32Key* is an array of 32-bit words, containing the key to be configured. The least significant word in the 0th index.

ui32Keysize is the size of the key, which must be one of the following values: AES\_CFG\_KEY\_SIZE\_128, AES\_CFG\_KEY\_SIZE\_192, or AES\_CFG\_KEY\_SIZE\_256.

#### Description:

This function writes key 1 configuration registers based on the key size. This function is used in all modes.

#### **Returns:**

### 4.2.1.19 ROM\_AESKey2Set

Writes the key 2 configuration registers, which are used for encryption or decryption.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESKey2Set is a function pointer located at ROM\_AESTABLE[17].

#### Parameters:

ui32Base is the base address for the AES module.

- *pui32Key* is an array of 32-bit words, containing the key to be configured. The least significant word in the 0th index.
- ui32Keysize is the size of the key, which must be one of the following values: AES\_CFG\_KEY\_SIZE\_128, AES\_CFG\_KEY\_SIZE\_192, or AES\_CFG\_KEY\_SIZE\_256.

#### **Description:**

This function writes the key 2 configuration registers based on the key size. This function is used in the F8, F9, XTS, CCM, and CBC-MAC modes.

#### Returns:

None.

## 4.2.1.20 ROM\_AESKey3Set

Writes key 3 configuration registers, which are used for encryption or decryption.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESKey3Set is a function pointer located at ROM\_AESTABLE[18].

#### **Parameters:**

ui32Base is the base address for the AES module.

*pui32Key* is a pointer to an array of 4 words (128 bits), containing the key to be configured. The least significant word is in the 0th index.

#### **Description:**

This function writes the key 2 configuration registers with key 3 data used in CBC-MAC and F8 modes. This key is always 128 bits.

Returns:

None.

## 4.2.1.21 ROM\_AESLengthSet

Used to set the write crypto data length in the AES module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESLengthSet is a function pointer located at ROM\_AESTABLE[19].

#### **Parameters:**

*ui32Base* is the base address of the AES module. *ui64Length* is the crypto data length in bytes.

#### **Description:**

This function stores the cryptographic data length in blocks for all modes. Data lengths up to  $(2^{61} - 1)$  bytes are allowed. For GCM, any value up to  $(2^{36} - 2)$  bytes are allowed because a 32-bit block counter is used. For basic modes (ECB/CBC/CTR/ICM/CFB128), zero can be programmed into the length field, indicating that the length is infinite.

When this function is called, the engine is triggered to start using this context.

#### Note:

This length does not include the authentication-only data used in some modes. Use the ROM\_AESAuthLengthSet() function to specify the authentication data length.

#### **Returns:**

None

## 4.2.1.22 ROM\_AESReset

Resets the AES module.

## Prototype:

```
void
ROM_AESReset(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESReset is a function pointer located at ROM\_AESTABLE[20].

## Parameters:

ui32Base is the base address of the AES module.

## **Description:**

This function performs a softreset the AES module.

## **Returns:**

None.

## 4.2.1.23 ROM\_AESTagRead

Saves the tag registers to a user-defined location.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_AESTABLE is an array of pointers located at ROM\_APITABLE[43]. ROM\_AESTAGRead is a function pointer located at ROM\_AESTABLE[21].

## Parameters:

*ui32Base* is the base address of the AES module.*pui32TagData* is pointer to the location that stores the tag data.

#### **Description:**

This function stores the tag data for use authenticated encryption and decryption operations. It is assumed that the AES\_CTRL\_SAVE\_CONTEXT bit is set in the AES\_CTRL register.

## **Returns:**

## 5 Controller Area Network (CAN)

Introduction .	 	 	 	53
Functions	 	 	 	54

## 5.1 Introduction

The Controller Area Network (CAN) APIs provide a set of functions for programming and using the Tiva CAN modules. Functions are provided to configure the CAN controllers, configure message objects, and manage CAN interrupts.

The Tiva CAN module provides hardware processing of the CAN data link layer. It can be configured with message filters and preloaded message data so that it can autonomously send and receive messages on the bus, and notify the application accordingly. It automatically handles generation and checking of CRCs, error processing, and retransmission of CAN messages.

The message objects are stored in the CAN controller and provide the main interface for the CAN module on the CAN bus. There are 32 message objects that can each be programmed to handle a separate message ID, or can be chained together for a sequence of frames with the same ID. The message identifier filters provide masking that can be programmed to match any or all of the message ID bits, and frame types.

The CAN module is disabled by default, so the ROM\_CANInit() function must be called before any other CAN functions are called. This call initializes the message objects to a safe state prior to enabling the controller on the CAN bus. Also, the bit timing values must be programmed prior to enabling the CAN controller. The ROM\_CANBitTimingSet() function should be called with the appropriate bit timing values for the CAN bus. Once these two functions have been called, a CAN controller can be enabled using the ROM\_CANEnable() and later disabled using ROM\_CANDisable() if needed. Calling ROM\_CANDisable() does not reinitialize a CAN controller, so it can be used to temporarily remove a CAN controller from the bus.

The CAN controller is highly configurable and can be programmed to automatically transmit and receive CAN messages under certain conditions. Message objects allow the application to perform some actions automatically without interaction from the microcontroller. Some examples of these actions are the following:

- Send a data frame immediately
- Send a data frame when a matching remote frame is seen on the CAN bus
- Receive a specific data frame
- Receive data frames that match a certain identifier pattern

To configure message objects to perform any of these actions, the application must first set up one of the 32 message objects using ROM\_CANMessageSet(). This function must be used to configure a message object to send data, or to configure a message object to receive data. Each message object can be configured to generate interrupts on transmission or reception of CAN messages.

When data is received from the CAN bus, the application can use the ROM\_CANMessageGet() function to read the received message. This function can also be used to read a message object that is already configured in order to populate a message structure prior to making changes to the configuration of a message object. Reading the message object using this function also clears any pending interrupt on the message object.

Once a message object has been configured using ROM\_CANMessageSet(), the message object has been allocated and continues to perform its programmed function unless it is released by a call to ROM\_CANMessageClear(). The application is not required to clear out a message object before setting it with a new configuration, because each time ROM\_CANMessageSet() is called, it overwrites any previously programmed configuration.

The 32 message objects are identical except for priority. The lowest numbered message objects have the highest priority. Priority affects operation in two ways. First, if multiple actions are ready at the same time, the one with the highest priority message object occurs first. And second, when multiple message objects have interrupts pending, the highest priority is presented first when reading the interrupt status. It is up to the application to manage the 32 message objects as a resource and determine the best method for allocating and releasing them.

The CAN controller can generate interrupts on several conditions:

- When any message object transmits a message
- When any message object receives a message
- On warning conditions such as an error counter reaching a limit or occurrence of various bus errors
- On controller error conditions such as entering the bus-off state

Once CAN interrupts are enabled, the handler is invoked whenever a CAN interrupt is triggered. The handler can determine which condition caused the interrupt by using the ROM\_CANIntStatus() function. Multiple conditions can be pending when an interrupt occurs, so the handler must be designed to process all pending interrupt conditions before exiting. Each interrupt condition must be cleared before exiting the handler. There are two ways to do this. The ROM\_CANIntClear() function clears a specific interrupt condition without further action required by the handler. However, the handler can also clear the condition by performing certain actions. If the interrupt is a status interrupt, the interrupt can be cleared by reading the status register with ROM\_CANStatusGet(). If the interrupt is caused by one of the message objects, then it can be cleared by reading the message object using ROM\_CANMessageGet().

There are several status registers that can be used to help the application manage the controller. The status registers are read using the ROM\_CANStatusGet() function. There is a controller status register that provides general status information such as error or warning conditions. There are also several status registers that provide information about all of the message objects at once using a 32-bit bit map of the status, with one bit representing each message object. These status registers can be used to determine:

- Which message objects have unprocessed received data
- Which message objects have pending transmission requests
- Which message objects are allocated for use

## 5.2 Functions

## **Functions**

- uint32\_t ROM\_CANBitRateSet (uint32\_t ui32Base, uint32\_t ui32SourceClock, uint32\_t ui32BitRate)
- void ROM\_CANBitTimingGet (uint32\_t ui32Base, tCANBitClkParms \*psClkParms)

- void ROM\_CANBitTimingSet (uint32\_t ui32Base, tCANBitClkParms \*psClkParms)
- void ROM\_CANDisable (uint32\_t ui32Base)
- void ROM\_CANEnable (uint32\_t ui32Base)
- bool ROM\_CANErrCntrGet (uint32\_t ui32Base, uint32\_t \*pui32RxCount, uint32\_t \*pui32TxCount)
- void ROM\_CANInit (uint32\_t ui32Base)
- void ROM\_CANIntClear (uint32\_t ui32Base, uint32\_t ui32IntClr)
- void ROM\_CANIntDisable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_CANIntEnable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- uint32\_t ROM\_CANIntStatus (uint32\_t ui32Base, tCANIntStsReg eIntStsReg)
- void ROM\_CANMessageClear (uint32\_t ui32Base, uint32\_t ui32ObjID)
- void ROM\_CANMessageGet (uint32\_t ui32Base, uint32\_t ui32ObjID, tCANMsgObject \*psMsgObject, bool bClrPendingInt)
- void ROM\_CANMessageSet (uint32\_t ui32Base, uint32\_t ui32ObjID, tCANMsgObject \*psMsgObject, tMsgObjType eMsgType)
- bool ROM\_CANRetryGet (uint32\_t ui32Base)
- void ROM\_CANRetrySet (uint32\_t ui32Base, bool bAutoRetry)
- uint32\_t ROM\_CANStatusGet (uint32\_t ui32Base, tCANStsReg eStatusReg)

## 5.2.1 Function Documentation

## 5.2.1.1 ROM\_CANBitRateSet

Sets the CAN bit timing values to a nominal setting based on a desired bit rate.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANBitRateSet is a function pointer located at ROM\_CANTABLE[16].

#### Parameters:

ui32Base is the base address of the CAN controller.ui32SourceClock is the system clock for the device in Hz.ui32BitRate is the desired bit rate.

#### **Description:**

This function sets the CAN bit timing for the bit rate passed in the *ui32BitRate* parameter based on the *ui32SourceClock* parameter. Because the CAN clock is based off of the system clock, the calling function must pass in the source clock rate either by retrieving it from SysCtlClockGet() or using a specific value in Hz. The CAN bit timing is calculated assuming a minimal amount of propagation delay, which works for most cases where the network length is int16\_t. If tighter timing requirements or longer network lengths are needed, then the CAN-BitTimingSet() function is available for full customization of all of the CAN bit timing values.

Because not all bit rates can be matched exactly, the bit rate is set to the value closest to the desired bit rate without being higher than the *ui32BitRate* value.

#### Note:

On some devices the source clock is fixed at 8MHz so the *ui32SourceClock* must be set to 8000000.

#### Returns:

This function returns the bit rate that the CAN controller was configured to use or it returns 0 to indicate that the bit rate was not changed because the requested bit rate was not valid.

## 5.2.1.2 ROM\_CANBitTimingGet

Reads the current settings for the CAN controller bit timing.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANBitTimingGet is a function pointer located at ROM\_CANTABLE[5].

#### Parameters:

ui32Base is the base address of the CAN controller.

psClkParms is a pointer to a structure to hold the timing parameters.

#### **Description:**

This function reads the current configuration of the CAN controller bit clock timing and stores the resulting information in the structure supplied by the caller. Refer to CANBitTimingSet() for the meaning of the values that are returned in the structure pointed to by *psClkParms*.

#### Returns:

None.

## 5.2.1.3 ROM\_CANBitTimingSet

Configures the CAN controller bit timing.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_CANTABLE is an array of pointers located at ROM_APITABLE[18].
ROM_CANBitTimingSet is a function pointer located at ROM_CANTABLE[4].
```

#### Parameters:

*ui32Base* is the base address of the CAN controller. *psClkParms* points to the structure with the clock parameters.

#### **Description:**

Configures the various timing parameters for the CAN bus bit timing: Propagation segment, Phase Buffer 1 segment, Phase Buffer 2 segment, and the Synchronization Jump Width. The values for Propagation and Phase Buffer 1 segments are derived from the combination *psClkParms->ui32SyncPropPhase1Seg* parameter. Phase Buffer 2 is determined from the *psClkParms->ui32Phase2Seg* parameter. These two parameters, along with *psClkParms->ui32SJW* are based in units of bit time quanta. The actual quantum time is determined by the *psClkParms->ui32QuantumPrescaler* value, which specifies the divisor for the CAN module clock.

The total bit time, in quanta, is the sum of the two Seg parameters, as follows:

bit\_time\_q = ui32SyncPropPhase1Seg + ui32Phase2Seg + 1

Note that the Sync\_Seg is always one quantum in duration, and is added to derive the correct duration of Prop\_Seg and Phase1\_Seg.

The equation to determine the actual bit rate is as follows:

CAN Clock / ((ui32SyncPropPhase1Seg + ui32Phase2Seg + 1) \* (ui32QuantumPrescaler))

Thus with ui32SyncPropPhase1Seg = 4, ui32Phase2Seg = 1, ui32QuantumPrescaler = 2 and an 8 MHz CAN clock, the bit rate is (8 MHz) / ((5 + 2 + 1) \* 2) or 500 Kbit/sec.

#### **Returns:**

None.

## 5.2.1.4 ROM\_CANDisable

Disables the CAN controller.

#### Prototype:

```
void
ROM_CANDisable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANDisable is a function pointer located at ROM\_CANTABLE[3].

#### Parameters:

ui32Base is the base address of the CAN controller to disable.

#### **Description:**

Disables the CAN controller for message processing. When disabled, the controller no longer automatically processes data on the CAN bus. The controller can be restarted by calling ROM\_CANEnable(). The state of the CAN controller and the message objects in the controller are left as they were before this call was made.

#### **Returns:**

## 5.2.1.5 ROM\_CANEnable

Enables the CAN controller.

#### Prototype:

void
ROM\_CANEnable(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANEnable is a function pointer located at ROM\_CANTABLE[2].

#### Parameters:

ui32Base is the base address of the CAN controller to enable.

#### **Description:**

Enables the CAN controller for message processing. Once enabled, the controller automatically transmits any pending frames, and processes any received frames. The controller can be stopped by calling ROM\_CANDisable(). Prior to calling ROM\_CANEnable(), ROM\_CANInit() must have been called to initialize the controller and the CAN bus clock must be configured by calling ROM\_CANBitTimingSet().

#### Returns:

None.

## 5.2.1.6 ROM\_CANErrCntrGet

Reads the CAN controller error counter register.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANErrCntrGet is a function pointer located at ROM\_CANTABLE[15].

#### Parameters:

ui32Base is the base address of the CAN controller.pui32RxCount is a pointer to storage for the receive error counter.pui32TxCount is a pointer to storage for the transmit error counter.

#### **Description:**

This function reads the error counter register and returns the transmit and receive error counts to the caller along with a flag indicating if the controller receive counter has reached the error passive limit. The values of the receive and transmit error counters are returned through the pointers provided as parameters.

After this call, *\*pui32RxCount* holds the current receive error count and *\*pui32TxCount* holds the current transmit error count.

#### **Returns:**

Returns **true** if the receive error count has reached the error passive limit, and **false** if the error count is below the error passive limit.

## 5.2.1.7 ROM\_CANInit

Initializes the CAN controller after reset.

#### Prototype:

```
void
ROM_CANInit(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANInit is a function pointer located at ROM\_CANTABLE[1].

#### Parameters:

ui32Base is the base address of the CAN controller.

#### **Description:**

After reset, the CAN controller is left in the disabled state. However, the memory used for message objects contains undefined values and must be cleared prior to enabling the CAN controller the first time. This prevents unwanted transmission or reception of data before the message objects are configured. This function must be called before enabling the controller the first time.

#### **Returns:**

None.

## 5.2.1.8 ROM\_CANIntClear

Clears a CAN interrupt source.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANIntClear is a function pointer located at ROM\_CANTABLE[0].

#### Parameters:

ui32Base is the base address of the CAN controller.ui32IntClr is a value indicating which interrupt source to clear.

#### **Description:**

This function can be used to clear a specific interrupt source. The *ui32IntClr* parameter must be one of the following values:

- CAN\_INT\_INTID\_STATUS Clears a status interrupt.
- 1-32 Clears the specified message object interrupt

It is not necessary to use this function to clear an interrupt. This function is only used if the application wants to clear an interrupt source without taking the normal interrupt action.

Normally, the status interrupt is cleared by reading the controller status using CANStatusGet(). A specific message object interrupt is normally cleared by reading the message object using CANMessageGet().

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

## 5.2.1.9 ROM\_CANIntDisable

Disables individual CAN controller interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANIntDisable is a function pointer located at ROM\_CANTABLE[11].

#### Parameters:

*ui32Base* is the base address of the CAN controller. *ui32IntFlags* is the bit mask of the interrupt sources to be disabled.

#### **Description:**

Disables the specified CAN controller interrupt sources. Only enabled interrupt sources can cause a processor interrupt.

The *ui32IntFlags* parameter has the same definition as in the CANIntEnable() function.

#### Returns:

None.

## 5.2.1.10 ROM CANIntEnable

Enables individual CAN controller interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANINtEnable is a function pointer located at ROM\_CANTABLE[10].

#### Parameters:

*ui32Base* is the base address of the CAN controller. *ui32IntFlags* is the bit mask of the interrupt sources to be enabled.

#### **Description:**

This function enables specific interrupt sources of the CAN controller. Only enabled sources cause a processor interrupt.

The ui32IntFlags parameter is the logical OR of any of the following:

- CAN\_INT\_ERROR a controller error condition has occurred
- CAN\_INT\_STATUS a message transfer has completed, or a bus error has been detected
- CAN\_INT\_MASTER allow CAN controller to generate interrupts

In order to generate any interrupts, **CAN\_INT\_MASTER** must be enabled. Further, for any particular transaction from a message object to generate an interrupt, that message object must have interrupts enabled (see CANMessageSet()). **CAN\_INT\_ERROR** generates an interrupt if the controller enters the "bus off" condition, or if the error counters reach a limit. **CAN\_INT\_STATUS** generates an interrupt under quite a few status conditions and may provide more interrupts than the application needs to handle. When an interrupt occurs, use CANIntStatus() to determine the cause.

#### **Returns:**

None.

## 5.2.1.11 ROM\_CANIntStatus

Returns the current CAN controller interrupt status.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANIntStatus is a function pointer located at ROM\_CANTABLE[12].

#### Parameters:

*ui32Base* is the base address of the CAN controller. *eIntStsReg* indicates which interrupt status register to read

#### **Description:**

This function returns the value of one of two interrupt status registers. The interrupt status register read is determined by the *eIntStsReg* parameter, which can have one of the following values:

- CAN\_INT\_STS\_CAUSE indicates the cause of the interrupt
- **CAN\_INT\_STS\_OBJECT** indicates pending interrupts of all message objects

**CAN\_INT\_STS\_CAUSE** returns the value of the controller interrupt register and indicates the cause of the interrupt. The value returned is **CAN\_INT\_INTID\_STATUS** if the cause is a status interrupt. In this case, the status register is read with the CANStatusGet() function. Calling this function to read the status also clears the status interrupt. If the value of the interrupt register is in the range 1-32, then this indicates the number of the highest priority message object that has an interrupt pending. The message object interrupt can be cleared by using the CANIntClear() function, or by reading the message using CANMessageGet() in the case of a received message. The interrupt handler can read the interrupt status again to make sure all pending interrupts are cleared before returning from the interrupt.

**CAN\_INT\_STS\_OBJECT** returns a bit mask indicating which message objects have pending interrupts. This value can be used to discover all of the pending interrupts at once, as opposed to repeatedly reading the interrupt register by using **CAN\_INT\_STS\_CAUSE**.

#### **Returns:**

Returns the value of one of the interrupt status registers.

## 5.2.1.12 ROM\_CANMessageClear

Clears a message object so that it is no longer used.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANMessageClear is a function pointer located at ROM\_CANTABLE[9].

#### Parameters:

ui32Base is the base address of the CAN controller.ui32ObjID is the message object number to disable (1-32).

#### **Description:**

This function frees the specified message object from use. Once a message object has been "cleared," it no longer automatically sends or receives messages, nor does it generate interrupts.

#### **Returns:**

## 5.2.1.13 ROM\_CANMessageGet

Reads a CAN message from one of the message object buffers.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANMessageGet is a function pointer located at ROM\_CANTABLE[7].

#### Parameters:

ui32Base is the base address of the CAN controller.ui32ObjID is the object number to read (1-32).psMsgObject points to a structure containing message object fields.

bCIrPendingInt indicates whether an associated interrupt should be cleared.

#### **Description:**

This function is used to read the contents of one of the 32 message objects in the CAN controller and return it to the caller. The data returned is stored in the fields of the caller-supplied structure pointed to by *psMsgObject*. The data consists of all of the parts of a CAN message, plus some control and status information.

Normally, this function is used to read a message object that has received and stored a CAN message with a certain identifier. However, this function could also be used to read the contents of a message object in order to load the fields of the structure in case only part of the structure must be changed from a previous setting.

When using CANMessageGet(), all of the same fields of the structure are populated in the same way as when the CANMessageSet() function is used, with the following exceptions:

*psMsgObject->ui32Flags:* 

- MSG\_OBJ\_NEW\_DATA indicates if this data is new since the last time it was read
- MSG\_OBJ\_DATA\_LOST indicates that at least one message was received on this message object and not read by the host before being overwritten.

#### **Returns:**

None.

## 5.2.1.14 ROM\_CANMessageSet

Configures a message object in the CAN controller.

#### Prototype:

tCANMsgObject \*psMsgObject, tMsgObjType eMsgType)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANMessageSet is a function pointer located at ROM\_CANTABLE[6].

#### Parameters:

*ui32Base* is the base address of the CAN controller.

*ui32ObjID* is the object number to configure (1-32).

*psMsgObject* is a pointer to a structure containing message object settings.

eMsgType indicates the type of message for this object.

#### **Description:**

This function is used to configure any one of the 32 message objects in the CAN controller. A message object can be configured to be any type of CAN message object as well as to use automatic transmission and reception. This call also allows the message object to be configured to generate interrupts on completion of message receipt or transmission. The message object can also be configured with a filter/mask so that actions are only taken when a message that meets certain parameters is seen on the CAN bus.

The *eMsgType* parameter must be one of the following values:

- MSG\_OBJ\_TYPE\_TX CAN transmit message object.
- MSG\_OBJ\_TYPE\_TX\_REMOTE CAN transmit remote request message object.
- MSG\_OBJ\_TYPE\_RX CAN receive message object.
- MSG\_OBJ\_TYPE\_RX\_REMOTE CAN receive remote request message object.
- MSG\_OBJ\_TYPE\_RXTX\_REMOTE CAN remote frame receive remote, then transmit message object.

The message object pointed to by *psMsgObject* must be populated by the caller, as follows:

- ui32MsgID contains the message ID, either 11 or 29 bits.
- ui32MsgIDMask mask of bits from ui32MsgID that must match if identifier filtering is enabled.
- ui32Flags
  - Set MSG\_OBJ\_TX\_INT\_ENABLE flag to enable interrupt on transmission.
  - Set MSG\_OBJ\_RX\_INT\_ENABLE flag to enable interrupt on receipt.
  - Set MSG\_OBJ\_USE\_ID\_FILTER flag to enable filtering based on the identifier mask specified by ui32MsgIDMask.
- *ui32MsgLen* the number of bytes in the message data. This parameter must be non-zero even for a remote frame; it must match the expected bytes of data in the responding data frame.
- *pui8MsgData* points to a buffer containing up to 8 bytes of data for a data frame.

**Example:** To send a data frame or remote frame (in response to a remote request), take the following steps:

- 1. Set *eMsgType* to **MSG\_OBJ\_TYPE\_TX**.
- 2. Set *psMsgObject->ui32MsgID* to the message ID.
- 3. Set *psMsgObject->ui32Flags*. Make sure to set **MSG\_OBJ\_TX\_INT\_ENABLE** to allow an interrupt to be generated when the message is sent.

- 4. Set psMsgObject->ui32MsgLen to the number of bytes in the data frame.
- 5. Set *psMsgObject->pui8MsgData* to point to an array containing the bytes to send in the message.
- 6. Call this function with ui32ObjID set to one of the 32 object buffers.

Example: To receive a specific data frame, take the following steps:

- 1. Set *eMsgObjType* to **MSG\_OBJ\_TYPE\_RX**.
- Set *psMsgObject->ui32MsgID* to the full message ID, or a partial mask to use partial ID matching.
- 3. Set *psMsgObject->ui32MsgIDMask* bits that are used for masking during comparison.
- 4. Set *psMsgObject->ui32Flags* as follows:
  - Set MSG\_OBJ\_RX\_INT\_ENABLE flag to be interrupted when the data frame is received.
  - Set MSG\_OBJ\_USE\_ID\_FILTER flag to enable identifier-based filtering.
- 5. Set *psMsgObject->ui32MsgLen* to the number of bytes in the expected data frame.
- 6. The buffer pointed to by *psMsgObject->pui8MsgData* is not used by this call as no data is present at the time of the call.
- 7. Call this function with ui32ObjID set to one of the 32 object buffers.

If you specify a message object buffer that already contains a message definition, it is overwritten.

#### **Returns:**

None.

## 5.2.1.15 ROM\_CANRetryGet

Returns the current setting for automatic retransmission.

#### Prototype:

```
bool
ROM_CANRetryGet(uint32_t ui32Base)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_CANTABLE is an array of pointers located at ROM_APITABLE[18].
ROM_CANRetryGet is a function pointer located at ROM_CANTABLE[13].
```

#### Parameters:

ui32Base is the base address of the CAN controller.

#### **Description:**

This function reads the current setting for automatic retransmission in the CAN controller and returns it to the caller.

#### **Returns:**

Returns true if automatic retransmission is enabled, false otherwise.

## 5.2.1.16 ROM\_CANRetrySet

Sets the CAN controller automatic retransmission behavior.

#### Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANRetrySet is a function pointer located at ROM\_CANTABLE[14].

#### **Parameters:**

*ui32Base* is the base address of the CAN controller. *bAutoRetry* enables automatic retransmission.

#### **Description:**

This function enables or disables automatic retransmission of messages with detected errors. If *bAutoRetry* is **true**, then automatic retransmission is enabled, otherwise it is disabled.

#### Returns:

None.

## 5.2.1.17 ROM\_CANStatusGet

Reads one of the controller status registers.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANStatusGet is a function pointer located at ROM\_CANTABLE[8].

#### Parameters:

*ui32Base* is the base address of the CAN controller. *eStatusReg* is the status register to read.

#### **Description:**

This function reads a status register of the CAN controller and returns it to the caller. The different status registers are:

- CAN\_STS\_CONTROL the main controller status
- CAN\_STS\_TXREQUEST bit mask of objects pending transmission
- CAN\_STS\_NEWDAT bit mask of objects with new data
- **CAN\_STS\_MSGVAL** bit mask of objects with valid configuration

When reading the main controller status register, a pending status interrupt is cleared. This parameter is used in the interrupt handler for the CAN controller if the cause is a status interrupt. The controller status register fields are as follows:

- CAN\_STATUS\_BUS\_OFF controller is in bus-off condition
- CAN\_STATUS\_EWARN an error counter has reached a limit of at least 96
- CAN\_STATUS\_EPASS CAN controller is in the error passive state
- CAN\_STATUS\_RXOK a message was received successfully (independent of any message filtering).
- CAN\_STATUS\_TXOK a message was successfully transmitted
- CAN\_STATUS\_LEC\_MSK mask of last error code bits (3 bits)
- CAN\_STATUS\_LEC\_NONE no error
- CAN\_STATUS\_LEC\_STUFF stuffing error detected
- CAN\_STATUS\_LEC\_FORM a format error occurred in the fixed format part of a message
- CAN\_STATUS\_LEC\_ACK a transmitted message was not acknowledged
- CAN\_STATUS\_LEC\_BIT1 dominant level detected when trying to send in recessive mode
- CAN\_STATUS\_LEC\_BIT0 recessive level detected when trying to send in dominant mode
- CAN\_STATUS\_LEC\_CRC CRC error in received message

The remaining status registers consist of 32-bit-wide bit maps to the message objects. They can be used to quickly obtain information about the status of all the message objects without needing to query each one. They contain the following information:

- CAN\_STS\_TXREQUEST if a message object's TXRQST bit is set, a transmission is pending on that object. The application can use this information to determine which objects are still waiting to send a message.
- CAN\_STS\_NEWDAT if a message object's NEWDAT bit is set, a new message has been received in that object, and has not yet been picked up by the host application
- CAN\_STS\_MSGVAL if a message object's MSGVAL bit is set, the object has a valid configuration programmed. The host application can use this information to determine which message objects are empty/unused.

#### **Returns:**

Returns the value of the status register.

# 6 CRC

troduction	69
PI Functions	69

## 6.1 Introduction

The CRC module driver provides a method for generating CRC checksums of various types. The configuration and feature highlights are:

- Seed value for CRC operations is either all zeroes, all ones or a user-defined value.
- Accepts data as bytes or 4-byte words.
- Optionally performs pre- and post-processing on the input data and checksum.

## 6.2 API Functions

## **Functions**

- void ROM\_CRCConfigSet (uint32\_t ui32Base, uint32\_t ui32CRCConfig)
- uint32\_t ROM\_CRCDataProcess (uint32\_t ui32Base, uint32\_t \*pui32DataIn, uint32\_t ui32DataLength, bool bPPResult)
- void ROM\_CRCDataWrite (uint32\_t ui32Base, uint32\_t ui32Data)
- uint32\_t ROM\_CRCResultRead (uint32\_t ui32Base, bool bPPResult)
- void ROM\_CRCSeedSet (uint32\_t ui32Base, uint32\_t ui32Seed)

## 6.2.1 Function Documentation

## 6.2.1.1 ROM\_CRCConfigSet

Set the configuration of CRC functionality with the EC module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CRCTABLE is an array of pointers located at ROM\_APITABLE[44]. ROM\_CRCConfigSet is a function pointer located at ROM\_CRCTABLE[0].

#### Parameters:

*ui32Base* is the base address of the EC module. *ui32CRCConfig* is the configuration of the CRC engine.

#### **Description:**

This function configures the operation of the CRC engine within the EC module. The configuration is specified with the *ui32CRCConfig* argument. It is the logical OR of any of the following options:

**CRC** Initialization Value

- CRC\_CFG\_INIT\_SEED Initialize with seed value
- CRC\_CFG\_INIT\_0 Initialize to all '0s'
- CRC\_CFG\_INIT\_1 Initialize to all '1s'

Input Data Size

- CRC\_CFG\_SIZE\_8BIT Input data size of 8 bits
- CRC\_CFG\_SIZE\_32BIT Input data size of 32 bits

Post Process Reverse/Inverse

- CRC\_CFG\_RESINV Result inverse enable
- CRC\_CFG\_OBR Output reverse enable

Input Bit Reverse

CRC\_CFG\_IBR - Bit reverse enable

**Endian Control** 

- CRC\_CFG\_ENDIAN\_SBHW Swap byte in half-word
- CRC\_CFG\_ENDIAN\_SHW Swap half-word

**Operation Type** 

- CRC\_CFG\_TYPE\_P8005 Polynomial 0x8005
- CRC\_CFG\_TYPE\_P1021 Polynomial 0x1021
- CRC\_CFG\_TYPE\_P4C11DB7 Polynomial 0x4C11DB7
- CRC\_CFG\_TYPE\_P1EDC6F41 Polynomial 0x1EDC6F41
- CRC\_CFG\_TYPE\_TCPCHKSUM TCP checksum

#### **Returns:**

None.

## 6.2.1.2 ROM\_CRCDataProcess

Process data to generate a CRC with the EC module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CRCTABLE is an array of pointers located at ROM\_APITABLE[44]. ROM\_CRCDataProcess is a function pointer located at ROM\_CRCTABLE[1].

#### Parameters:

ui32Base is the base address of the EC module.

pui32DataIn is a pointer to an array of data that is processed.

ui32DataLength is the number of data items that are processed to produce the CRC.

bPPResult is true to read the post-processed result, or false to read the unmodified result.

#### **Description:**

This function processes an array of data to produce a CRC result.

The data in the array pointed to be *pui32DataIn* is either an array of bytes or an array or words depending on the selection of the input data size options **CRC\_CFG\_SIZE\_8BIT** and **CRC\_CFG\_SIZE\_32BIT**.

This function returns either the unmodified CRC result or the post- processed CRC result from the EC module. The post-processing options are selectable through CRC\_CFG\_RESINV and CRC\_CFG\_OBR parameters.

#### Returns:

The CRC result.

## 6.2.1.3 ROM\_CRCDataWrite

Write data into the EC module for CRC operations.

#### **Prototype:**

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CRCTABLE is an array of pointers located at ROM\_APITABLE[44]. ROM\_CRCDataWrite is a function pointer located at ROM\_CRCTABLE[2].

#### Parameters:

*ui32Base* is the base address of the EC module. *ui32Data* is the data to be written.

#### **Description:**

This function writes either 8 or 32 bits of data into the EC module for CRC operations. The distinction between 8 and 32 bits of data is made when the CRC\_CFG\_SIZE\_8BIT or CRC\_CFG\_SIZE\_32BIT flag is set using the ROM\_CRCConfigSet() function.

When writing 8 bits of data, ensure the data is in the least significant byte position. The remaining bytes should be written with zero. For example, when writing 0xAB, *ui32Data* should be 0x000000AB.

#### Returns:

None

## 6.2.1.4 ROM\_CRCResultRead

Reads the result of a CRC operation in the EC module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CRCTABLE is an array of pointers located at ROM\_APITABLE[44]. ROM\_CRCResultRead is a function pointer located at ROM\_CRCTABLE[3].

#### Parameters:

*ui32Base* is the base address of the EC module.

bPPResult is true to read the post-processed result, or false to read the unmodified result.

#### **Description:**

This function reads either the unmodified CRC result or the post processed CRC result from the EC module. The post-processing options are selectable through CRC\_CFG\_RESINV and CRC\_CFG\_OBR parameters in the ROM\_CRCConfigSet() function.

#### **Returns:**

The CRC result.

## 6.2.1.5 ROM\_CRCSeedSet

Write the seed value for CRC operations in the EC module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CRCTABLE is an array of pointers located at ROM\_APITABLE[44]. ROM\_CRCSeedSet is a function pointer located at ROM\_CRCTABLE[4].

#### Parameters:

*ui32Base* is the base address of the EC module. *ui32Seed* is the seed value.

#### Description:

This function writes the seed value for use with CRC operations in the EC module. This value is the start value for CRC operations. If this value is not written, then the residual seed from the previous operation is used as the starting value.

#### Note:

The seed must be written only if **CRC\_CFG\_INIT\_SEED** is set with the **ROM\_CRCConfigSet()** function.

# 7 DES

ntroduction	7	73
API Functions	7	73

## 7.1 Introduction

The DES module driver provides a method for performing encryption and decryption operations on blocks of 64-bits of data. The configuration and feature highlights are:

- Supports ECB, CBC, and CFB operating modes.
- Supports DES and TDES (3EDE) operating modes.

## 7.2 API Functions

## **Functions**

- void ROM\_DESConfigSet (uint32\_t ui32Base, uint32\_t ui32Config)
- bool ROM\_DESDataProcess (uint32\_t ui32Base, uint32\_t \*pui32Src, uint32\_t \*pui32Dest, uint32\_t ui32Length)
- void ROM\_DESDataRead (uint32\_t ui32Base, uint32\_t \*pui32Dest)
- bool ROM\_DESDataReadNonBlocking (uint32\_t ui32Base, uint32\_t \*pui32Dest)
- void ROM\_DESDataWrite (uint32\_t ui32Base, uint32\_t \*pui32Src)
- bool ROM\_DESDataWriteNonBlocking (uint32\_t ui32Base, uint32\_t \*pui32Src)
- void ROM\_DESDMADisable (uint32\_t ui32Base, uint32\_t ui32Flags)
- void ROM\_DESDMAEnable (uint32\_t ui32Base, uint32\_t ui32Flags)
- void ROM\_DESIntClear (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_DESIntDisable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM DESIntEnable (uint32 t ui32Base, uint32 t ui32IntFlags)
- uint32\_t ROM\_DESIntStatus (uint32\_t ui32Base, bool bMasked)
- bool ROM\_DESIVSet (uint32\_t ui32Base, uint32\_t \*pui32IVdata)
- void ROM\_DESKeySet (uint32\_t ui32Base, uint32\_t \*pui32Key)
- void ROM\_DESLengthSet (uint32\_t ui32Base, uint32\_t ui32Length)
- void ROM\_DESReset (uint32\_t ui32Base)

## 7.2.1 Function Documentation

## 7.2.1.1 ROM\_DESConfigSet

Configures the DES module for operation.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESConfigSet is a function pointer located at ROM\_DESTABLE[1].

#### Parameters:

*ui32Base* is the base address of the DES module. *ui32Config* is the configuration of the DES module.

#### **Description:**

This function configures the DES module for operation.

The *ui32Config* parameter is a bit-wise OR of a number of configuration flags. The valid flags are grouped below based on their function.

The direction of the operation is specified with one of the following two flags. Only one is permitted.

- DES\_CFG\_DIR\_ENCRYPT Encryption
- DES\_CFG\_DIR\_DECRYPT Decryption

The operational mode of the DES engine is specified with one of the following flags. Only one is permitted.

- DES\_CFG\_MODE\_ECB Electronic Codebook Mode
- DES\_CFG\_MODE\_CBC Cipher-Block Chaining Mode
- DES\_CFG\_MODE\_CFB Cipher Feedback Mode

The selection of single DES or triple DES is specified with one of the following two flags. Only one is permitted.

- DES\_CFG\_SINGLE Single DES
- DES\_CFG\_TRIPLE Triple DES

#### **Returns:**

None.

## 7.2.1.2 ROM\_DESDataProcess

Processes blocks of data through the DES module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESDataProcess is a function pointer located at ROM\_DESTABLE[4].

## Parameters:

ui32Base is the base address of the DES module.

*pui32Src* is a pointer to an array of words that contains the source data for processing.

*pui32Dest* is a pointer to an array of words consisting of the processed data.

ui32Length is the length of the cryptographic data in bytes. It must be a multiple of eight.

#### **Description:**

This function takes the data contained in the pui32Src array and processes it using the DES engine. The resulting data is stored in the pui32Dest array. The function blocks until all of the data has been processed. If processing is successful, the function returns true.

#### Note:

This functions assumes that the DES module has been configured, and initialization values and keys have been written.

#### **Returns:**

true or false.

## 7.2.1.3 ROM\_DESDataRead

Reads plaintext/ciphertext from data registers with blocking.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESDataRead is a function pointer located at ROM\_DESTABLE[2].

#### **Parameters:**

*ui32Base* is the base address of the DES module. *pui32Dest* is a pointer to an array of bytes.

#### **Description:**

This function waits until the DES module is finished and encrypted or decrypted data is ready. The output data is then stored in the pui32Dest array.

#### Returns:

None

DES

Reads plaintext/ciphertext from data registers without blocking

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESDataReadNonBlocking is a function pointer located at ROM\_DESTABLE[3].

#### Parameters:

*ui32Base* is the base address of the DES module. *pui32Dest* is a pointer to an array of 2 words.

#### **Description:**

This function returns true if the data was ready when the function was called. If the data was not ready, false is returned.

#### **Returns:**

True or false.

## 7.2.1.5 ROM\_DESDataWrite

Writes plaintext/ciphertext to data registers without blocking

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESDataWrite is a function pointer located at ROM\_DESTABLE[5].

#### **Parameters:**

*ui32Base* is the base address of the DES module. *pui32Src* is a pointer to an array of bytes.

#### **Description:**

This function waits until the DES module is ready before writing the data contained in the pui32Src array.

#### **Returns:**

None.

## 7.2.1.6 ROM\_DESDataWriteNonBlocking

Writes plaintext/ciphertext to data registers without blocking

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESDataWriteNonBlocking is a function pointer located at ROM\_DESTABLE[6].

#### Parameters:

*ui32Base* is the base address of the DES module. *pui32Src* is a pointer to an array of 2 words.

#### **Description:**

This function returns false if the DES module is not ready to accept data. It returns true if the data was written successfully.

#### **Returns:**

true or false.

## 7.2.1.7 ROM\_DESDMADisable

Disables DMA request sources in the DES module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESDMADisable is a function pointer located at ROM\_DESTABLE[7].

#### **Parameters:**

*ui32Base* is the base address of the DES module. *ui32Flags* is a bit mask of the DMA requests to be disabled.

#### **Description:**

This function disables DMA request sources in the DES module. The *ui32Flags* parameter should be the logical OR of any of the following:

- DES\_DMA\_CONTEXT\_IN Context In
- DES\_DMA\_DATA\_OUT Data Out
- DES\_DMA\_DATA\_IN Data In

#### **Returns:**

None.

## 7.2.1.8 ROM\_DESDMAEnable

Enables DMA request sources in the DES module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESDMAEnable is a function pointer located at ROM\_DESTABLE[8].

#### Parameters:

*ui32Base* is the base address of the DES module. *ui32Flags* is a bit mask of the DMA requests to be enabled.

#### **Description:**

This function enables DMA request sources in the DES module. The *ui32Flags* parameter should be the logical OR of any of the following:

- DES\_DMA\_CONTEXT\_IN Context In
- DES\_DMA\_DATA\_OUT Data Out
- DES\_DMA\_DATA\_IN Data In

#### **Returns:**

None.

## 7.2.1.9 ROM\_DESIntClear

Clears interrupts in the DES module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESIntClear is a function pointer located at ROM\_DESTABLE[9].

#### **Parameters:**

*ui32Base* is the base address of the DES module. *ui32IntFlags* is a bit mask of the interrupts to be disabled.

#### **Description:**

This function disables interrupt sources in the DES module. *ui32IntFlags* should be a logical OR of one or more of the following values:

DES\_INT\_DMA\_CONTEXT\_IN - Context interrupt

- DES\_INT\_DMA\_DATA\_IN Data input interrupt
- DES\_INT\_DMA\_DATA\_OUT Data output interrupt

#### Note:

The DMA done interrupts are the only interrupts that can be cleared. The remaining interrupts can be disabled instead using ROM\_DESIntDisable().

#### **Returns:**

None.

## 7.2.1.10 ROM\_DESIntDisable

Disables interrupts in the DES module.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESIntDisable is a function pointer located at ROM\_DESTABLE[10].

#### Parameters:

*ui32Base* is the base address of the DES module. *ui32IntFlags* is a bit mask of the interrupts to be disabled.

#### **Description:**

This function disables interrupt sources in the DES module. *ui32IntFlags* should be a logical OR of one or more of the following values:

- DES\_INT\_CONTEXT\_IN Context interrupt
- DES\_INT\_DATA\_IN Data input interrupt
- DES\_INT\_DATA\_OUT Data output interrupt
- DES\_INT\_DMA\_CONTEXT\_IN Context DMA done interrupt
- DES\_INT\_DMA\_DATA\_IN Data input DMA done interrupt
- DES\_INT\_DMA\_DATA\_OUT Data output DMA done interrupt

#### **Returns:**

None.

## 7.2.1.11 ROM\_DESIntEnable

Enables interrupts in the DES module.

#### Prototype:

DES

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESIntEnable is a function pointer located at ROM\_DESTABLE[11].

#### Parameters:

ui32Base is the base address of the DES module.ui32IntFlags is a bit mask of the interrupts to be enabled.

#### **Description:**

ui32IntFlags should be a logical OR of one or more of the following values:

- DES\_INT\_CONTEXT\_IN Context interrupt
- DES\_INT\_DATA\_IN Data input interrupt
- DES\_INT\_DATA\_OUT Data output interrupt
- DES\_INT\_DMA\_CONTEXT\_IN Context DMA done interrupt
- DES\_INT\_DMA\_DATA\_IN Data input DMA done interrupt
- DES\_INT\_DMA\_DATA\_OUT Data output DMA done interrupt

#### **Returns:**

None.

#### 7.2.1.12 ROM\_DESIntStatus

Returns the current interrupt status of the DES module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESIntStatus is a function pointer located at ROM\_DESTABLE[0].

#### Parameters:

ui32Base is the base address of the DES module.

**bMasked** is **false** if the raw interrupt status is required and **true** if the masked interrupt status is required.

#### **Description:**

This function gets the current interrupt status of the DES module. The value returned is a logical OR of the following values:

- DES\_INT\_CONTEXT\_IN Context interrupt
- DES\_INT\_DATA\_IN Data input interrupt
- DES\_INT\_DATA\_OUT\_INT Data output interrupt
- DES\_INT\_DMA\_CONTEXT\_IN Context DMA done interrupt
- DES\_INT\_DMA\_DATA\_IN Data input DMA done interrupt
- DES\_INT\_DMA\_DATA\_OUT Data output DMA done interrupt

#### **Returns:**

A bit mask of the current interrupt status.

## 7.2.1.13 ROM\_DESIVSet

Sets the initialization vector in the DES module.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_DESTABLE is an array of pointers located at ROM_APITABLE[45].
ROM_DESIVSet is a function pointer located at ROM_DESTABLE[12].
```

#### Parameters:

ui32Base is the base address of the DES module.

*pui32IVdata* is a pointer to an array of 64 bits (2 words) of data to be written into the initialization vectors registers.

#### **Description:**

This function sets the initialization vector in the DES module. It returns true if the registers were successfully written. If the context registers cannot be written at the time the function was called, then false is returned.

#### **Returns:**

True or false.

## 7.2.1.14 ROM\_DESKeySet

Sets the key used for DES operations.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESKeySet is a function pointer located at ROM\_DESTABLE[13].

#### Parameters:

*ui32Base* is the base address of the DES module. *pui32Key* is a pointer to an array that holds the key

#### **Description:**

This function sets the key used for DES operations.

*pui32Key* should be 64 bits long (2 words) if single DES is being used or 192 bits (6 words) if triple DES is being used.

Returns: None.

## 7.2.1.15 ROM\_DESLengthSet

Sets the crytographic data length in the DES module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESLengthSet is a function pointer located at ROM\_DESTABLE[14].

#### Parameters:

*ui32Base* is the base address of the DES module. *ui32Length* is the length of the data in bytes.

#### **Description:**

This function writes the cryptographic data length into the DES module. When this register is written, the engine is triggered to start using this context.

#### Note:

Data lengths up to  $(2^{32} - 1)$  bytes are allowed.

#### **Returns:**

None.

## 7.2.1.16 ROM\_DESReset

#### Resets the DES Module.

#### Prototype:

void
ROM\_DESReset(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_DESTABLE is an array of pointers located at ROM\_APITABLE[45]. ROM\_DESReset is a function pointer located at ROM\_DESTABLE[15].

#### Parameters:

ui32Base is the base address of the DES module.

#### **Description:**

This function performs a soft-reset sequence of the DES module.

#### **Returns:**

None.

# 8 EEPROM

ntroduction	83
PI Functions	84

## 8.1 Introduction

The EEPROM API provides a set of functions for interacting with the on-chip EEPROM providing easy-to-use non-volatile data storage. Functions are provided to program and erase the EEPROM, configure the EEPROM protection, and handle the EEPROM interrupt.

The EEPROM can be programmed on a word-by-word basis and, unlike flash, the application need not explicitly erase a word or page before writing a new value to it.

The EEPROM controller has the ability to generate an interrupt when an invalid access is attempted (such as reading from a protected block). This interrupt can be used to validate the operation of a program; the interrupt prevents invalid accesses from being silently ignored, hiding potential bugs. An interrupt can also be generated when an erase or programming operation has completed.

The size of the EEPROM can be determined at runtime with ROM\_EEPROMSizeGet() and ROM\_EEPROMBlockCountGet().

Data protection is supported at both the device and block levels with configurable passwords used to control read and write access. Additionally, blocks may be configured to allow access only while the CPU is running in supervisor mode. A second protection mechanism allows one or more EEPROM blocks to be made completely inaccessible to software until the next system reset.

## 8.1.1 EEPROM Protection

The EEPROM device is organized into a number of blocks each of which may be configured with various protection options to control an application's ability to read and/or write data. Additionally, protection options set on the first block of the device, block 0, affect access to the EEPROM as a whole, allowing global options to be set on block 0 and individual block protection to be layered on top.

Each block may be configured for two protection states, one that is in effect when the block is locked and a second that applies when the block is unlocked. Unlocking is performed by writing a 32- to 96-bit password that has previously been set and committed by the user.

If a password is set on block 0, all other blocks in the device and the registers that control them are inaccessible until block 0 is unlocked. After block 0 is unlocked, the protection set on each individual block applies, with those blocks being individually lockable via their own passwords.

The EEPROM driver allows three specific protection modes to be set on each block. These modes are defined by the following labels from <code>eeprom.h</code> that define the protection provided if the block has no password set, if it has a password set and is locked and if it has a password set and is unlocked. Additionally, **EEPROM\_PROT\_SUPERVISOR\_ONLY** may be ORed with each of these labels when calling ROM\_EEPROMBlockProtectSet() to prevent all accesses to the block when the CPU is executing in user mode.

## 8.1.1.1 EEPROM\_PROT\_RW\_LRO\_URW

If no password is set for the block, this protection level allows both read and write access to the block data.

If a password is set for the block and the block is locked, this protection level allows only read access to the block data.

If a password is set for the block and the block is unlocked, this protection level allows both read and write access to the block data.

## 8.1.1.2 EEPROM\_PROT\_NA\_LNA\_URW

If no password is set for the block, this protection level prevents the block data from being read or written.

If a password is set for the block and the block is locked, this protection level prevents the block data from being read or written.

If a password is set for the block and the block is unlocked, this protection level allows both read and write access to the block data.

## 8.1.1.3 EEPROM\_PROT\_RO\_LNA\_URO

If no password is set for the block, this protection level allows only read access to the block data.

If a password is set for the block and the block is locked, this protection level prevents the block data from being read or written.

If a password is set for the block and the block is unlocked, this protection level allows only read access to the block data.

## 8.2 API Functions

## **Functions**

- uint32\_t ROM\_EEPROMBlockCountGet (void)
- void ROM\_EEPROMBlockHide (uint32\_t ui32Block)
- uint32\_t ROM\_EEPROMBlockLock (uint32\_t ui32Block)
- uint32\_t ROM\_EEPROMBlockPasswordSet (uint32\_t ui32Block, uint32\_t \*pui32Password, uint32\_t ui32Count)
- uint32\_t ROM\_EEPROMBlockProtectGet (uint32\_t ui32Block)
- uint32\_t ROM\_EEPROMBlockProtectSet (uint32\_t ui32Block, uint32\_t ui32Protect)
- uint32\_t ROM\_EEPROMBlockUnlock (uint32\_t ui32Block, uint32\_t \*pui32Password, uint32\_t ui32Count)
- uint32\_t ROM\_EEPROMInit (void)
- void ROM\_EEPROMIntClear (uint32\_t ui32IntFlags)
- void ROM\_EEPROMIntDisable (uint32\_t ui32IntFlags)
- void ROM\_EEPROMIntEnable (uint32\_t ui32IntFlags)

- uint32\_t ROM\_EEPROMIntStatus (bool bMasked)
- uint32\_t ROM\_EEPROMProgram (uint32\_t \*pui32Data, uint32\_t ui32Address, uint32\_t ui32Count)
- uint32\_t ROM\_EEPROMProgramNonBlocking (uint32\_t ui32Data, uint32\_t ui32Address)
- void ROM\_EEPROMRead (uint32\_t \*pui32Data, uint32\_t ui32Address, uint32\_t ui32Count)
- uint32\_t ROM\_EEPROMSizeGet (void)
- uint32\_t ROM\_EEPROMStatusGet (void)

## 8.2.1 Function Documentation

## 8.2.1.1 ROM\_EEPROMBlockCountGet

Determines the number of blocks in the EEPROM.

#### Prototype:

uint32\_t
ROM\_EEPROMBlockCountGet(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMBlockCountGet is a function pointer located at ROM\_EEPROMTABLE[1].

#### **Description:**

This function may be called to determine the number of blocks in the EEPROM. Each block is the same size, and the number of bytes of storage contained in a block may be determined by dividing the size of the device, obtained via a call to the ROM\_EEPROMSizeGet() function, by the number of blocks returned by this function.

#### **Returns:**

Returns the total number of blocks in the device EEPROM.

## 8.2.1.2 ROM\_EEPROMBlockHide

Hides an EEPROM block until the next reset.

#### Prototype:

```
void
ROM_EEPROMBlockHide(uint32_t ui32Block)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMBlockHide is a function pointer located at ROM\_EEPROMTABLE[2].

#### **Parameters:**

ui32Block is the EEPROM block number that is to be hidden.

#### **Description:**

This function hides an EEPROM block other than block 0. Once hidden, a block is completely inaccessible until the next reset. This mechanism allows initialization code to have access to data that is to be hidden from the rest of the application. Unlike applications using passwords, an application making using of block hiding need not contain any embedded passwords that could be found through disassembly.

#### **Returns:**

None.

## 8.2.1.3 ROM\_EEPROMBlockLock

Locks a password-protected EEPROM block.

#### Prototype:

```
uint32_t
ROM_EEPROMBlockLock(uint32_t ui32Block)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMBlockLock is a function pointer located at ROM\_EEPROMTABLE[3].

#### Parameters:

ui32Block is the EEPROM block number that is to be locked.

#### **Description:**

This function locks an EEPROM block that has previously been protected by writing a password. Access to the block once it is locked is determined by the protection settings applied via a previous call to the ROM\_EEPROMBlockProtectSet() function. If no password has previously been set for the block, this function has no effect.

Locking block 0 has the effect of making all other blocks in the EEPROM inaccessible.

#### **Returns:**

Returns the lock state for the block on exit, 1 if unlocked (as would be the case if no password was set) or 0 if locked.

## 8.2.1.4 ROM\_EEPROMBlockPasswordSet

Sets the password used to protect an EEPROM block.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMBlockPasswordSet is a function pointer located at ROM\_EEPROMTABLE[4].

#### Parameters:

ui32Block is the EEPROM block number for which the password is to be set.

- *pui32Password* points to an array of uint32\_t values comprising the password to set. Each element may be any 32-bit value other than 0xFFFFFFF. This array must contain the number of elements given by the *ui32Count* parameter.
- *ui32Count* provides the number of elements in the *pui32Password* array. Valid values are 1, 2 and 3.

#### **Description:**

This function allows the password used to unlock an EEPROM block to be set. Valid passwords may be either 32, 64 or 96 bits comprising words with any value other than 0xFFFFFFFF. The password may only be set once. Any further attempts to set the password result in an error. Once the password is set, the block remains unlocked until ROM\_EEPROMBlockLock() is called for that block or block 0, or a reset occurs.

Setting a password on block 0 affects locking of the peripheral as a whole. When block 0 is locked, all other EEPROM blocks are inaccessible until block 0 is unlocked. Once block 0 is unlocked, other blocks become accessible according to any passwords set on those blocks and the protection set for that block via a call to ROM\_EEPROMBlockProtectSet().

#### **Returns:**

Returns a logical OR combination of **EEPROM\_RC\_INVPL**, **EEPROM\_RC\_WRBUSY**, **EEPROM\_RC\_NOPERM**, **EEPROM\_RC\_WKCOPY**, **EEPROM\_RC\_WKERASE**, and **EEP-ROM\_RC\_WORKING** to indicate status and error conditions.

## 8.2.1.5 ROM\_EEPROMBlockProtectGet

Returns the current protection level for an EEPROM block.

#### Prototype:

```
uint32_t
ROM_EEPROMBlockProtectGet(uint32_t ui32Block)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMBlockProtectGet is a function pointer located at ROM\_EEPROMTABLE[5].

#### **Parameters:**

*ui32Block* is the block number for which the protection level is to be queried.

#### **Description:**

This function returns the current protection settings for a given EEPROM block. If block 0 is currently locked, it must be unlocked prior to calling this function to query the protection setting for other blocks.

#### Returns:

Returns one of **EEPROM\_PROT\_RW\_LRO\_URW**, **EEPROM\_PROT\_NA\_LNA\_URW** or **EEP-ROM\_PROT\_RO\_LNA\_URO** optionally OR-ed with **EEPROM\_PROT\_SUPERVISOR\_ONLY**.

## 8.2.1.6 ROM\_EEPROMBlockProtectSet

Set the current protection options for an EEPROM block.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMBlockProtectSet is a function pointer located at ROM\_EEPROMTABLE[6].

#### Parameters:

ui32Block is the block number for which the protection options are to be set.

ui32Protect consists of one of the values EEPROM\_PROT\_RW\_LRO\_URW, EEP-ROM\_PROT\_NA\_LNA\_URW or EEPROM\_PROT\_RO\_LNA\_URO optionally ORed with EEPROM\_PROT\_SUPERVISOR\_ONLY.

#### **Description:**

This function sets the protection settings for a given EEPROM block assuming no protection settings have previously been written. Note that protection settings applied to block 0 have special meaning and control access to the EEPROM peripheral as a whole. Protection settings applied to blocks numbered 1 and above are layered above any protection set on block 0 such that the effective protection on each block is the logical OR of the protection flags set for block 0 and for the target block. This protocol allows global protection options to be set for the whole device via block 0 and more restrictive protection settings to be set on a block-by-block basis.

The protection flags indicate access permissions as follow:

**EEPROM\_PROT\_SUPERVISOR\_ONLY** restricts access to the block to threads running in supervisor mode. If clear, both user and supervisor threads can access the block.

**EEPROM\_PROT\_RW\_LRO\_URW** provides read/write access to the block if no password is set or if a password is set and the block is unlocked. If the block is locked, only read access is permitted.

**EEPROM\_PROT\_NA\_LNA\_URW** provides neither read nor write access unless a password is set and the block is unlocked. If the block is unlocked, both read and write access are permitted.

**EEPROM\_PROT\_RO\_LNA\_URO** provides read access to the block if no password is set or if a password is set and the block is unlocked. If the block is password protected and locked, neither read nor write access is permitted.

#### Returns:

Returns a logical OR combination of **EEPROM\_RC\_INVPL**, **EEPROM\_RC\_WRBUSY**, **EEPROM\_RC\_NOPERM**, **EEPROM\_RC\_WKCOPY**, **EEPROM\_RC\_WKERASE**, and **EEP-ROM\_RC\_WORKING** to indicate status and error conditions.

## 8.2.1.7 ROM\_EEPROMBlockUnlock

Unlocks a password-protected EEPROM block.

#### Prototype:

```
uint32_t
ROM_EEPROMBlockUnlock(uint32_t ui32Block,
uint32_t *pui32Password,
uint32_t ui32Count)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMBlockUnlock is a function pointer located at ROM\_EEPROMTABLE[7].

#### Parameters:

ui32Block is the EEPROM block number which is to be unlocked.

- pui32Password points to an array of uint32\_t values containing the password for the block. Each element must match the password originally set via a call to ROM\_EEPROMBlockPasswordSet().
- ui32Count provides the number of elements in the *pui32Password* array and must match the value originally passed to ROM\_EEPROMBlockPasswordSet(). Valid values are 1, 2 and 3.

#### **Description:**

This function unlocks an EEPROM block that has previously been protected by writing a password. Access to the block once it is unlocked is determined by the protection settings applied via a previous call to the ROM\_EEPROMBlockProtectSet() function.

To successfully unlock an EEPROM block, the password provided must match the password provided on the original call to ROM\_EEPROMBlockPasswordSet(). If an incorrect password is provided, the block remains locked.

Unlocking block 0 has the effect of making all other blocks in the device accessible according to their own access protection settings. When block 0 is locked, all other EEPROM blocks are inaccessible.

#### Returns:

Returns the lock state for the block on exit, 1 if unlocked or 0 if locked.

## 8.2.1.8 ROM\_EEPROMInit

Performs any necessary recovery in case of power failures during write.

#### Prototype:

```
uint32_t
ROM EEPROMInit(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMINIT is a function pointer located at ROM\_EEPROMTABLE[17].

#### **Description:**

This function **must** be called after ROM\_SysCtlPeripheralEnable() and before the EEPROM is accessed. It is used to check for errors in the EEPROM state such as from power fail during a previous write operation. The function detects these errors and performs as much recovery as

possible before returning information to the caller on whether or not a previous data write was lost and must be retried.

In cases where **EEPROM\_INIT\_RETRY** is returned, the application is responsible for determining which data write may have been lost and rewriting this data. If **EEPROM\_INIT\_ERROR** is returned, the EEPROM was unable to recover its state. This condition may or may not be resolved on future resets depending upon the cause of the fault. For example, if the supply voltage is unstable, retrying the operation once the voltage is stabilized may clear the error.

Failure to call this function after a reset may lead to incorrect operation or permanent data loss if the EEPROM is later written.

#### **Returns:**

Returns **EEPROM\_INIT\_OK** if no errors were detected, **EEPROM\_INIT\_RETRY** if a previous write operation may have been interrupted by a power or reset event or **EEP-ROM\_INIT\_ERROR** if the EEPROM peripheral cannot currently recover from an interrupted write or erase operation.

## 8.2.1.9 ROM\_EEPROMIntClear

Clears the EEPROM interrupt.

#### Prototype:

```
void
ROM_EEPROMIntClear(uint32_t ui32IntFlags)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMIntClear is a function pointer located at ROM\_EEPROMTABLE[8].

#### Parameters:

ui32IntFlags indicates which interrupt sources to clear. Currently, the only valid value is EEP-ROM\_INT\_PROGRAM.

#### **Description:**

This function allows an application to clear the EEPROM interrupt.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### Returns:

None.

#### 8.2.1.10 ROM\_EEPROMIntDisable

Disables the EEPROM interrupt.

#### Prototype:

```
void
ROM_EEPROMIntDisable(uint32_t ui32IntFlags)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMIntDisable is a function pointer located at ROM\_EEPROMTABLE[9].

#### Parameters:

*ui32IntFlags* indicates which EEPROM interrupt source to disable. Currently, the only valid value is **EEPROM\_INT\_PROGRAM**.

#### **Description:**

This function disables the EEPROM interrupt and prevents calls to the interrupt vector when any EEPROM write or erase operation completes. The EEPROM peripheral shares a single interrupt vector with the flash memory subsystem, **INT\_FLASH**. This function is provided as a convenience but the EEPROM interrupt can also be disabled using a call to ROM\_FlashIntDisable() passing **FLASH\_INT\_EEPROM** in the *ui32IntFlags* parameter.

#### **Returns:**

None.

## 8.2.1.11 ROM\_EEPROMIntEnable

Enables the EEPROM interrupt.

#### Prototype:

```
void
ROM_EEPROMIntEnable(uint32_t ui32IntFlags)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMINTEnable is a function pointer located at ROM\_EEPROMTABLE[10].

#### Parameters:

*ui32IntFlags* indicates which EEPROM interrupt source to enable. Currently, the only valid value is **EEPROM\_INT\_PROGRAM**.

#### **Description:**

This function enables the EEPROM interrupt. When enabled, an interrupt is generated when any EEPROM write or erase operation completes. The EEPROM peripheral shares a single interrupt vector with the flash memory subsystem, **INT\_FLASH**. This function is provided as a convenience but the EEPROM interrupt can also be enabled using a call to ROM\_FlashIntEnable() passing **FLASH\_INT\_EEPROM** in the *ui32IntFlags* parameter.

#### Returns:

None.

## 8.2.1.12 ROM\_EEPROMIntStatus

Reports the state of the EEPROM interrupt.

#### Prototype:

uint32\_t
ROM\_EEPROMIntStatus(bool bMasked)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMIntStatus is a function pointer located at ROM\_EEPROMTABLE[11].

#### Parameters:

**bMasked** determines whether the masked or unmasked state of the interrupt is to be returned. If bMasked is **true**, the masked state is returned, otherwise the unmasked state is returned.

#### **Description:**

This function allows an application to query the state of the EEPROM interrupt. If active, the interrupt may be cleared by calling ROM\_EEPROMIntClear().

#### **Returns:**

Returns **EEPROM\_INT\_PROGRAM** if an interrupt is being signaled or 0 otherwise.

## 8.2.1.13 ROM\_EEPROMProgram

Writes data to the EEPROM.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMProgram is a function pointer located at ROM\_EEPROMTABLE[13].

#### Parameters:

pui32Data points to the first word of data to write to the EEPROM.

- *ui32Address* defines the byte address within the EEPROM that the data is to be written to. This value must be a multiple of 4.
- *ui32Count* defines the number of bytes of data that is to be written. This value must be a multiple of 4.

#### Description:

This function may be called to write data into the EEPROM at a given word-aligned address. The call is synchronous and returns only after all data has been written or an error occurs.

#### **Returns:**

Returns 0 on success or non-zero values on failure. Failure codes are logical OR combinations of EEPROM\_RC\_INVPL, EEPROM\_RC\_WRBUSY, EEPROM\_RC\_NOPERM, EEP-ROM\_RC\_WKCOPY, EEPROM\_RC\_WKERASE, and EEPROM\_RC\_WORKING.

## 8.2.1.14 ROM\_EEPROMProgramNonBlocking

Writes a word to the EEPROM.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_EEPROMTABLE is an array of pointers located at ROM_APITABLE[24].

ROM_EEPROMProgramNonBlocking is a function pointer located at

ROM_EEPROMTABLE[14].
```

#### Parameters:

ui32Data is the word to write to the EEPROM.

*ui32Address* defines the byte address within the EEPROM to which the data is to be written. This value must be a multiple of 4.

## **Description:**

This function is intended to allow EEPROM programming under interrupt control. It may be called to start the process of writing a single word of data into the EEPROM at a given word-aligned address. The call is asynchronous and returns immediately without waiting for the write to complete. Completion of the operation is signaled by means of an interrupt from the EEPROM module. The EEPROM peripheral shares a single interrupt vector with the flash memory subsystem, **INT\_FLASH**.

#### **Returns:**

Returns status and error information in the form of a logical OR combinations of EEPROM\_RC\_INVPL, EEPROM\_RC\_WRBUSY, EEPROM\_RC\_NOPERM, EEPROM\_RC\_WKCOPY, EEPROM\_RC\_WKERASE and EEPROM\_RC\_WORKING. Flags EEPROM\_RC\_WKCOPY, EEPROM\_RC\_WKERASE, and EEPROM\_RC\_WORKING are expected in normal operation and do not indicate an error.

## 8.2.1.15 ROM\_EEPROMRead

Reads data from the EEPROM.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMRead is a function pointer located at ROM\_EEPROMTABLE[0].

#### Parameters:

*pui32Data* is a pointer to storage for the data read from the EEPROM. This pointer must point to at least *ui32Count* bytes of available memory.

- *ui32Address* is the byte address within the EEPROM from which data is to be read. This value must be a multiple of 4.
- *ui32Count* is the number of bytes of data to read from the EEPROM. This value must be a multiple of 4.

#### **Description:**

This function may be called to read a number of words of data from a word-aligned address within the EEPROM. Data read is copied into the buffer pointed to by the *pui32Data* parameter.

#### **Returns:**

None.

## 8.2.1.16 ROM\_EEPROMSizeGet

Determines the size of the EEPROM.

#### Prototype:

uint32\_t
ROM\_EEPROMSizeGet(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMSizeGet is a function pointer located at ROM\_EEPROMTABLE[15].

#### **Description:**

This function returns the size of the EEPROM in bytes.

#### **Returns:**

Returns the total number of bytes in the EEPROM.

## 8.2.1.17 ROM\_EEPROMStatusGet

Returns status on the last EEPROM program or erase operation.

#### Prototype:

uint32\_t
ROM\_EEPROMStatusGet(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EEPROMTABLE is an array of pointers located at ROM\_APITABLE[24]. ROM\_EEPROMStatusGet is a function pointer located at ROM\_EEPROMTABLE[16].

#### Description:

This function returns the current status of the last program or erase operation performed by the EEPROM. It is intended to provide error information to applications programming or setting EEPROM protection options under interrupt control.

## **Returns:**

Returns 0 if the last program or erase operation completed without any errors. If an operation is ongoing or an error occurred, the return value is a logical OR combination of EEPROM\_RC\_INVPL, EEPROM\_RC\_WRBUSY, EEPROM\_RC\_NOPERM, EEPROM\_RC\_WKCOPY, EEPROM\_RC\_WKERASE, and EEPROM\_RC\_WORKING.

EEPROM

## 9 Ethernet Controller

ntroduction	97
PI Functions	97

## 9.1 Introduction

The Tiva Ethernet controller consists of a fully integrated media access controller (MAC) and a network physical (PHY) interface device. The Ethernet controller conforms to IEEE 802.3 specifications and fully supports 10BASE-T and 100BASE-TX standards. Additionally, external PHYs may be connected via either MII or RMII interfaces.

The Ethernet MAC API provides the set of functions required to implement an interrupt-driven Ethernet driver for the Tiva Ethernet MAC. Functions are provided to configure and control the MAC, to access the register set on the PHY, to transmit and receive Ethernet packets using the MAC's integrated DMA engine, to control timestamp handling for IEEE1588, to configure and control low power operation, to configure and control VLAN tagging, and to configure and control the peripheral interrupts.

## 9.2 API Functions

## **Functions**

- uint32\_t ROM\_EMACAddrFilterGet (uint32\_t ui32Base, uint32\_t ui32Index)
- void ROM\_EMACAddrFilterSet (uint32\_t ui32Base, uint32\_t ui32Index, uint32\_t ui32Config)
- void ROM\_EMACAddrGet (uint32\_t ui32Base, uint32\_t ui32Index, uint8\_t \*pui8MACAddr)
- void ROM\_EMACAddrSet (uint32\_t ui32Base, uint32\_t ui32Index, const uint8\_t \*pui8MACAddr)
- void ROM\_EMACConfigGet (uint32\_t ui32Base, uint32\_t \*pui32Config, uint32\_t \*pui32Mode, uint32\_t \*pui32RxMaxFrameSize)
- void ROM\_EMACConfigSet (uint32\_t ui32Base, uint32\_t ui32Config, uint32\_t ui32ModeFlags, uint32\_t ui32RxMaxFrameSize)
- uint32\_t ROM\_EMACDMAStateGet (uint32\_t ui32Base)
- uint32\_t ROM\_EMACFrameFilterGet (uint32\_t ui32Base)
- void ROM\_EMACFrameFilterSet (uint32\_t ui32Base, uint32\_t ui32FilterOpts)
- uint32\_t ROM\_EMACHashFilterBitCalculate (uint8\_t \*pui8MACAddr)
- void ROM\_EMACHashFilterGet (uint32\_t ui32Base, uint32\_t \*pui32HashHi, uint32\_t \*pui32HashLo)
- void ROM\_EMACHashFilterSet (uint32\_t ui32Base, uint32\_t ui32HashHi, uint32\_t ui32HashLo)
- void ROM\_EMACInit (uint32\_t ui32Base, uint32\_t ui32SysClk, uint32\_t ui32BusConfig, uint32\_t ui32RxBurst, uint32\_t ui32TxBurst, uint32\_t ui32DescSkipSize)
- void ROM\_EMACIntClear (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_EMACIntDisable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_EMACIntEnable (uint32\_t ui32Base, uint32\_t ui32IntFlags)

- uint32\_t ROM\_EMACIntStatus (uint32\_t ui32Base, bool bMasked)
- uint32\_t ROM\_EMACNumAddrGet (uint32\_t ui32Base)
- void ROM\_EMACPHYConfigSet (uint32\_t ui32Base, uint32\_t ui32Config)
- uint16\_t ROM\_EMACPHYExtendedRead (uint32\_t ui32Base, uint8\_t ui8PhyAddr, uint16\_t ui16RegAddr)
- void ROM\_EMACPHYExtendedWrite (uint32\_t ui32Base, uint8\_t ui8PhyAddr, uint16\_t ui16RegAddr, uint16\_t ui16Value)
- void ROM\_EMACPHYPowerOff (uint32\_t ui32Base, uint8\_t ui8PhyAddr)
- void ROM\_EMACPHYPowerOn (uint32\_t ui32Base, uint8\_t ui8PhyAddr)
- uint16\_t ROM\_EMACPHYRead (uint32\_t ui32Base, uint8\_t ui8PhyAddr, uint8\_t ui8RegAddr)
- void ROM\_EMACPHYWrite (uint32\_t ui32Base, uint8\_t ui8PhyAddr, uint8\_t ui8RegAddr, uint16\_t ui16Data)
- uint32\_t ROM\_EMACPowerManagementControlGet (uint32\_t ui32Base)
- void ROM\_EMACPowerManagementControlSet (uint32\_t ui32Base, uint32\_t ui32Flags)
- uint32\_t ROM\_EMACPowerManagementStatusGet (uint32\_t ui32Base)
- void ROM\_EMACRemoteWakeUpFrameFilterGet (uint32\_t ui32Base, tEMACWakeUpFrame-Filter \*pFilter)
- void ROM\_EMACRemoteWakeUpFrameFilterSet (uint32\_t ui32Base, const tEMACWake-UpFrameFilter \*pFilter)
- void ROM\_EMACReset (uint32\_t ui32Base)
- void ROM\_EMACRxDisable (uint32\_t ui32Base)
- uint8\_t \* ROM\_EMACRxDMACurrentBufferGet (uint32\_t ui32Base)
- tEMACDMADescriptor \* ROM\_EMACRxDMACurrentDescriptorGet (uint32\_t ui32Base)
- tEMACDMADescriptor \* ROM\_EMACRxDMADescriptorListGet (uint32\_t ui32Base)
- void ROM\_EMACRxDMADescriptorListSet (uint32\_t ui32Base, tEMACDMADescriptor \*pDescriptor)
- void ROM\_EMACRxDMAPollDemand (uint32\_t ui32Base)
- void ROM\_EMACRxEnable (uint32\_t ui32Base)
- void ROM\_EMACRxWatchdogTimerSet (uint32\_t ui32Base, uint8\_t ui8Timeout)
- uint32\_t ROM\_EMACStatusGet (uint32\_t ui32Base)
- void ROM\_EMACTimestampAddendSet (uint32\_t ui32Base, uint32\_t ui32Increment)
- uint32\_t ROM\_EMACTimestampConfigGet (uint32\_t ui32Base, uint32\_t
  \*pui32SubSecondInc)
- void ROM\_EMACTimestampConfigSet (uint32\_t ui32Base, uint32\_t ui32Config, uint32\_t ui32SubSecondInc)
- void ROM\_EMACTimestampDisable (uint32\_t ui32Base)
- void ROM\_EMACTimestampEnable (uint32\_t ui32Base)
- uint32\_t ROM\_EMACTimestampIntStatus (uint32\_t ui32Base)
- void ROM\_EMACTimestampPPSCommand (uint32\_t ui32Base, uint8\_t ui8Cmd)
- void ROM\_EMACTimestampPPSCommandModeSet (uint32\_t ui32Base, uint32\_t ui32Config)
- void ROM\_EMACTimestampPPSPeriodSet (uint32\_t ui32Base, uint32\_t ui32Period, uint32\_t ui32Width)
- void ROM\_EMACTimestampPPSSimpleModeSet (uint32\_t ui32Base, uint32\_t ui32FreqConfig)
- void ROM\_EMACTimestampSysTimeGet (uint32\_t ui32Base, uint32\_t \*pui32Seconds, uint32\_t \*pui32SubSeconds)

- void ROM\_EMACTimestampSysTimeSet (uint32\_t ui32Base, uint32\_t ui32Seconds, uint32\_t ui32SubSeconds)
- void ROM\_EMACTimestampSysTimeUpdate (uint32\_t ui32Base, uint32\_t ui32Seconds, uint32\_t ui32SubSeconds, bool blnc)
- void ROM\_EMACTimestampTargetIntDisable (uint32\_t ui32Base)
- void ROM\_EMACTimestampTargetIntEnable (uint32\_t ui32Base)
- void ROM\_EMACTimestampTargetSet (uint32\_t ui32Base, uint32\_t ui32Seconds, uint32\_t ui32SubSeconds)
- void ROM\_EMACTxDisable (uint32\_t ui32Base)
- uint8\_t \* ROM\_EMACTxDMACurrentBufferGet (uint32\_t ui32Base)
- tEMACDMADescriptor \* ROM\_EMACTxDMACurrentDescriptorGet (uint32\_t ui32Base)
- tEMACDMADescriptor \* ROM\_EMACTxDMADescriptorListGet (uint32\_t ui32Base)
- void ROM\_EMACTxDMADescriptorListSet (uint32\_t ui32Base, tEMACDMADescriptor \*pDescriptor)
- void ROM\_EMACTxDMAPollDemand (uint32\_t ui32Base)
- void ROM\_EMACTxEnable (uint32\_t ui32Base)
- void ROM\_EMACTxFlush (uint32\_t ui32Base)
- uint32\_t ROM\_EMACVLANHashFilterBitCalculate (uint16\_t ui16Tag)
- uint32\_t ROM\_EMACVLANHashFilterGet (uint32\_t ui32Base)
- void ROM\_EMACVLANHashFilterSet (uint32\_t ui32Base, uint32\_t ui32Hash)
- uint32\_t ROM\_EMACVLANRxConfigGet (uint32\_t ui32Base, uint16\_t \*pui16Tag)
- void ROM\_EMACVLANRxConfigSet (uint32\_t ui32Base, uint16\_t ui16Tag, uint32\_t ui32Config)
- uint32\_t ROM\_EMACVLANTxConfigGet (uint32\_t ui32Base, uint16\_t \*pui16Tag)
- void ROM\_EMACVLANTxConfigSet (uint32\_t ui32Base, uint16\_t ui16Tag, uint32\_t ui32Config)
- void ROM\_UpdateEMAC (uint32\_t ui32Clock)

## 9.2.1 Function Documentation

## 9.2.1.1 ROM\_EMACAddrFilterGet

Gets filtering parameters associated with one of the configured MAC addresses.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACAddrFilterGet is a function pointer located at ROM\_EMACTABLE[35].

#### Parameters:

*ui32Base* is the base address of the controller. *ui32Index* is the index of the MAC address slot for which the filter is to be queried.

#### **Description:**

This function returns filtering parameters associated with one of the MAC address slots that the controller supports. This configuration is used when perfect filtering (rather than hash table filtering) is selected.

Valid values for *ui32Index* are from 1 to (number of MAC address slots – 1). The number of supported MAC address slots may be found by calling ROM\_EMACNumAddrGet(). MAC index 0 is the local MAC address and does not have filtering parameters associated with it.

#### **Returns:**

Returns the filter configuration as the logical OR of the following labels:

- EMAC\_FILTER\_ADDR\_ENABLE indicates that this MAC address is enabled and is used when performing perfect filtering. If this flag is absent, the MAC address at the given index is disabled and is not used in filtering.
- EMAC\_FILTER\_SOURCE\_ADDR indicates that the MAC address at the given index is compared to the source address of incoming frames while performing perfect filtering. If absent, the MAC address is compared against the destination address.
- EMAC\_FILTER\_MASK\_BYTE\_6 indicates that the MAC ignores the sixth byte of the source or destination address when filtering.
- EMAC\_FILTER\_MASK\_BYTE\_5 indicates that the MAC ignores the fifth byte of the source or destination address when filtering.
- EMAC\_FILTER\_MASK\_BYTE\_4 indicates that the MAC ignores the fourth byte of the source or destination address when filtering.
- EMAC\_FILTER\_MASK\_BYTE\_3 indicates that the MAC ignores the third byte of the source or destination address when filtering.
- EMAC\_FILTER\_MASK\_BYTE\_2 indicates that the MAC ignores the second byte of the source or destination address when filtering.
- EMAC\_FILTER\_MASK\_BYTE\_1 indicates that the MAC ignores the first byte of the source or destination address when filtering.

## 9.2.1.2 ROM\_EMACAddrFilterSet

Sets filtering parameters associated with one of the configured MAC addresses.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACAddrFilterSet is a function pointer located at ROM\_EMACTABLE[36].

#### Parameters:

*ui32Base* is the base address of the controller. *ui32Index* is the index of the MAC address slot for which the filter is to be set. *ui32Config* sets the filter parameters for the given MAC address.

#### **Description:**

This function sets filtering parameters associated with one of the MAC address slots that the controller supports. This configuration is used when perfect filtering (rather than hash table filtering) is selected.

Valid values for *ui32Index* are from 1 to (number of MAC address slots – 1). The number of supported MAC address slots may be found by calling ROM\_EMACNumAddrGet(). MAC index 0 is the local MAC address and does not have filtering parameters associated with it.

The *ui32Config* parameter determines how the given MAC address is used when filtering incoming Ethernet frames. It is comprised of a logical OR of the fields:

- EMAC\_FILTER\_ADDR\_ENABLE indicates that this MAC address is enabled and should be used when performing perfect filtering. If this flag is absent, the MAC address at the given index is disabled and is not used in filtering.
- EMAC\_FILTER\_SOURCE\_ADDR indicates that the MAC address at the given index is compared to the source address of incoming frames while performing perfect filtering. If absent, the MAC address is compared against the destination address.
- EMAC\_FILTER\_MASK\_BYTE\_6 indicates that the MAC should ignore the sixth byte of the source or destination address when filtering.
- EMAC\_FILTER\_MASK\_BYTE\_5 indicates that the MAC should ignore the fifth byte of the source or destination address when filtering.
- EMAC\_FILTER\_MASK\_BYTE\_4 indicates that the MAC should ignore the fourth byte of the source or destination address when filtering.
- EMAC\_FILTER\_MASK\_BYTE\_3 indicates that the MAC should ignore the third byte of the source or destination address when filtering.
- EMAC\_FILTER\_MASK\_BYTE\_2 indicates that the MAC should ignore the second byte of the source or destination address when filtering.
- EMAC\_FILTER\_MASK\_BYTE\_1 indicates that the MAC should ignore the first byte of the source or destination address when filtering.

#### **Returns:**

None.

## 9.2.1.3 ROM\_EMACAddrGet

Gets one of the MAC addresses stored in the Ethernet controller.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACAddrGet is a function pointer located at ROM\_EMACTABLE[1].

#### Parameters:

ui32Base is the base address of the controller.ui32Index is the zero-based index of the MAC address to return.

*pui8MACAddr* is the pointer to the location in which to store the array of MAC-48 address octets.

#### **Description:**

This function reads the currently programmed MAC address into the *pui8MACAddr* buffer. The *ui32Index* parameter defines which of the hardware's MAC addresses to return. The number of MAC addresses supported by the controller may be queried using a call to ROM\_EMACNumAddrGet(). Index 0 refers to the MAC address of the local node. Other indices are used to hold MAC addresses when filtering incoming packets.

The address is written to the pui8MACAddr array ordered with the first byte to be transmitted in the first array entry. For example, if the address is written in its usual form with the Organizationally Unique Identifier (OUI) shown first as:

AC-DE-48-00-00-80

the data is returned with 0xAC in the first byte of the array, 0xDE in the second, 0x48 in the third and so on.

#### Returns:

None.

## 9.2.1.4 ROM\_EMACAddrSet

Sets the MAC address of the Ethernet controller.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACAddrSet is a function pointer located at ROM\_EMACTABLE[2].

#### Parameters:

ui32Base is the base address of the Ethernet controller.ui32Index is the zero-based index of the MAC address to set.pui8MACAddr is the pointer to the array of MAC-48 address octets.

#### **Description:**

This function programs the IEEE-defined MAC-48 address specified in *pui8MACAddr* into the Ethernet controller. This address is used by the Ethernet controller for hardware-level filtering of incoming Ethernet packets (when promiscuous mode is not enabled). Index 0 is used to hold the local node's MAC address which is inserted into all transmitted packets.

The controller may support several Ethernet MAC address slots, each of which may be programmed independently and used to filter incoming packets. The number of MAC addresses that the hardware supports may be queried using a call to ROM\_EMACNumAddrGet(). The value of the *ui32Index* parameter must lie in the range from 0 to (number of MAC addresses -1) inclusive. The MAC-48 address is defined as 6 octets, illustrated by the following example address. The numbers are shown in hexadecimal format.

AC-DE-48-00-00-80

In this representation, the first three octets (AC-DE-48) are the Organizationally Unique Identifier (OUI). This is a number assigned by the IEEE to an organization that requests a block of MAC addresses. The last three octets (00-00-80) are a 24-bit number managed by the OUI owner to uniquely identify a piece of hardware within that organization that is to be connected to the Ethernet.

In this representation, the octets are transmitted from left to right, with the "AC" octet being transmitted first and the "80" octet being transmitted last. Within an octet, the bits are transmitted LSB to MSB. For this address, the first bit to be transmitted would be "0", the LSB of "AC", and the last bit to be transmitted would be "1", the MSB of "80".

The address passed to this function in the *pui8MACAddr* array is ordered with the first byte to be transmitted in the first array entry. For example, the address given above could be represented using the following array:

uint8\_t g\_pui8MACAddr[] = { 0xAC, 0xDE, 0x48, 0x00, 0x00, 0x80 };

If the MAC address set by this function is currently enabled, it will remain enabled following this call. Similarly, any filter configured for the MAC address will remain unaffected by a change in the address.

#### **Returns:**

None.

## 9.2.1.5 ROM\_EMACConfigGet

Returns the Ethernet MAC's current basic configuration parameters.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACConfigGet is a function pointer located at ROM\_EMACTABLE[3].

## Parameters:

ui32Base is the base address of the Ethernet controller.
 pui32Config points to storage that is written with Ethernet MAC configuration.
 pui32Mode points to storage that is written with Ethernet MAC mode information.
 pui32RxMaxFrameSize points to storage that is written with the maximum receive frame size.

#### **Description:**

This function is called to query the basic operating parameters for the MAC and its DMA engines. The *pui32Config* parameter is written with the logical OR of various fields and flags. The first field describes which MAC address is used during insertion or replacement for all transmitted frames. Valid options are

- EMAC\_CONFIG\_USE\_MACADDR1
- EMAC\_CONFIG\_USE\_MACADDR0

The interframe gap between transmitted frames is given using one of the following values:

- EMAC\_CONFIG\_IF\_GAP\_96BITS
- EMAC\_CONFIG\_IF\_GAP\_88BITS
- EMAC\_CONFIG\_IF\_GAP\_80BITS
- EMAC\_CONFIG\_IF\_GAP\_72BITS
- EMAC\_CONFIG\_IF\_GAP\_64BITS
- EMAC\_CONFIG\_IF\_GAP\_56BITS
- EMAC\_CONFIG\_IF\_GAP\_48BITS
- EMAC\_CONFIG\_IF\_GAP\_40BITS

The number of bytes of preamble added to the beginning of every transmitted frame is described using one of the following values:

- EMAC\_CONFIG\_7BYTE\_PREAMBLE
- EMAC\_CONFIG\_5BYTE\_PREAMBLE
- EMAC\_CONFIG\_3BYTE\_PREAMBLE

The back-off limit determines the range of the random time that the MAC delays after a collision and before attempting to retransmit a frame. One of the following values provides the currently selected limit. In each case the retransmission delay in terms of 512 bit time slots, is the lower of (2 \* N) and a random number between 0 and the reported backoff-limit.

- EMAC\_CONFIG\_BO\_LIMIT\_1024
- EMAC\_CONFIG\_BO\_LIMIT\_256
- EMAC\_CONFIG\_BO\_LIMIT\_16
- EMAC\_CONFIG\_BO\_LIMIT\_2

Handling of insertion or replacement of the source address in all transmitted frames is described by one of the following fields:

- EMAC\_CONFIG\_SA\_INSERT causes the MAC address (0 or 1 depending upon whether EMAC\_CONFIG\_USE\_MACADDR0 or EMAC\_CONFIG\_USE\_MACADDR1 was specified) to be inserted into all transmitted frames.
- EMAC\_CONFIG\_SA\_REPLACE causes the MAC address to be replaced with the selected address in all transmitted frames.
- EMAC\_CONFIG\_SA\_FROM\_DESCRIPTOR causes control of source address insertion or deletion to be controlled by fields in the DMA transmit descriptor, allowing control on a frame-by-frame basis.

Whether the interface attempts to operate in full- or half-duplex mode is reported by one of the following flags:

- EMAC\_CONFIG\_FULL\_DUPLEX
- EMAC\_CONFIG\_HALF\_DUPLEX

The following additional flags may also be included:

- EMAC\_CONFIG\_2K\_PACKETS indicates that IEEE802.3as support for 2K packets is enabled. When present, the MAC considers all frames up to 2000 bytes in length as normal packets. When EMAC\_CONFIG\_JUMBO\_ENABLE is not reported, all frames larger than 2000 bytes are treated as Giant frames. The value of this flag should be ignored if EMAC\_CONFIG\_JUMBO\_ENABLE is also reported.
- EMAC\_CONFIG\_STRIP\_CRC indicates that the 4 byte CRC of all Ethernet type frames is being stripped and dropped before the frame is forwarded to the application.
- EMAC\_CONFIG\_JABBER\_DISABLE indicates that the the jabber timer on the transmitter is disabled, allowing frames of up to 16384 bytes to be transmitted. If this flag is absent, the MAC does not allow more than 2048 (or 10240 if EMAC\_CONFIG\_JUMBO\_ENABLE is reported) bytes to be sent in any one frame.
- EMAC\_CONFIG\_JUMBO\_ENABLE indicates that Jumbo Frames of up to 9018 (or 9022 if using VLAN tagging) are enabled.
- EMAC\_CONFIG\_CS\_DISABLE indicates that Carrier Sense is disabled during transmission when operating in half-duplex mode.
- EMAC\_CONFIG\_100MBPS indicates that the MAC is using 100Mbps signaling to communicate with the PHY.
- EMAC\_CONFIG\_RX\_OWN\_DISABLE indicates that reception of transmitted frames is disabled when operating in half-duplex mode.
- EMAC\_CONFIG\_LOOPBACK indicates that internal loopback is enabled.
- EMAC\_CONFIG\_CHECKSUM\_OFFLOAD indicates that IPv4 header checksum checking and IPv4 or IPv6 TCP, UPD or ICMP payload checksum checking is enabled. The results of the checksum calculations are reported via status fields in the DMA receive descriptors.
- EMAC\_CONFIG\_RETRY\_DISABLE indicates that retransmission is disabled in cases where half-duplex mode is in use and a collision occurs. This causes the current frame to be ignored and a frame abort to be reported in the transmit frame status.
- EMAC\_CONFIG\_AUTO\_CRC\_STRIPPING indicates that the last 4 bytes (frame check sequence) from all Ether type frames are being stripped before frames are forwarded to the application.
- EMAC\_CONFIG\_DEFERRAL\_CHK\_ENABLE indicates that transmit deferral checking is disabled in half-duplex mode. When enabled, the transmitter will report an error if it is unable to transmit a frame for more than 24288 bit times (or 155680 bit times in Jumbo frame mode) due to an active carrier sense signal on the MII.
- EMAC\_CONFIG\_TX\_ENABLED indicates that the MAC transmitter is currently enabled.
- EMAC\_CONFIG\_RX\_ENABLED indicates that the MAC receiver is currently enabled.

The *pui32ModeFlags* parameter is written with operating parameters related to the internal MAC FIFOs. It comprises a logical OR of the following fields. The first reports the transmit FIFO threshold. Transmission of a frame begins when this amount of data or a full frame exists in the transmit FIFO. This field should be ignored if **EMAC\_MODE\_TX\_STORE\_FORWARD** is also reported. One of the following values is reported:

- EMAC\_MODE\_TX\_THRESHOLD\_16\_BYTES
- EMAC\_MODE\_TX\_THRESHOLD\_24\_BYTES
- EMAC\_MODE\_TX\_THRESHOLD\_32\_BYTES
- EMAC\_MODE\_TX\_THRESHOLD\_40\_BYTES
- EMAC MODE TX THRESHOLD 64 BYTES
- EMAC MODE TX THRESHOLD 128 BYTES
- EMAC\_MODE\_TX\_THRESHOLD\_192\_BYTES
- EMAC MODE TX THRESHOLD 256 BYTES

The second field reports the receive FIFO threshold. DMA transfers of received data begin either when the receive FIFO contains a full frame or this number of bytes. This field should be ignored if **EMAC\_MODE\_RX\_STORE\_FORWARD** is included. One of the following values is reported:

- EMAC\_MODE\_RX\_THRESHOLD\_64\_BYTES
- EMAC\_MODE\_RX\_THRESHOLD\_32\_BYTES
- EMAC\_MODE\_RX\_THRESHOLD\_96\_BYTES
- EMAC\_MODE\_RX\_THRESHOLD\_128\_BYTES

The following additional flags may be included:

- EMAC\_MODE\_KEEP\_BAD\_CRC indicates that frames with TCP/IP checksum errors are being forwarded to the application if those frames do not have any errors (including FCS errors) in the Ethernet framing. In these cases, the frames have errors only in the payload. If this flag is not reported, all frames with any detected error are discarded unless EMAC\_MODE\_RX\_ERROR\_FRAMES is also reported.
- EMAC\_MODE\_RX\_STORE\_FORWARD indicates that the receive DMA is configured to read frames from the FIFO only after the complete frame has been written to it. If this mode is enabled, the receive threshold is ignored.
- EMAC\_MODE\_RX\_FLUSH\_DISABLE indicates that the flushing of received frames is disabled in cases where receive descriptors or buffers are unavailable.
- EMAC\_MODE\_TX\_STORE\_FORWARD indicates that the transmitter is configured to transmit a frame only after the whole frame has been written to the transmit FIFO. If this mode is enabled, the transmit threshold is ignored.
- EMAC\_MODE\_RX\_ERROR\_FRAMES indicates that all frames other than runt error frames are being forwarded to the receive DMA regardless of any errors detected in the frames.
- EMAC\_MODE\_RX\_UNDERSIZED\_FRAMES indicates that undersized frames (frames shorter than 64 bytes but with no errors) are being forwarded to the application. If this option is not reported, all undersized frames are dropped by the receiver unless it has already started transferring them to the receive FIFO due to the receive threshold setting.
- EMAC\_MODE\_OPERATE\_2ND\_FRAME indicates that the transmit DMA is configured to operate on a second frame while waiting for the previous frame to be transmitted and associated status and timestamps to be reported. If absent, the transmit DMA works on a single frame at any one time, waiting for that frame to be transmitted and its status to be received before moving on to the next frame.
- EMAC\_MODE\_TX\_DMA\_ENABLED indicates that the transmit DMA engine is currently enabled.
- EMAC\_MODE\_RX\_DMA\_ENABLED indicates that the receive DMA engine is currently enabled.

The *pui32RxMaxFrameSize* is written with the currently configured maximum receive packet size. Packets larger than this will be flagged as being in error.

#### **Returns:**

None.

## 9.2.1.6 ROM\_EMACConfigSet

Configures basic Ethernet MAC operation parameters.

#### Prototype:

```
void
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACConfigSet is a function pointer located at ROM\_EMACTABLE[4].

#### Parameters:

ui32Base is the base address of the Ethernet controller.

ui32Config provides various flags and values configuring the MAC.

ui32ModeFlags provides configuration relating to the transmit and receive DMA engines.

ui32RxMaxFrameSize sets the maximum receive frame size above which an error will be reported.

#### **Description:**

This function is called to configure basic operating parameters for the MAC and its DMA engines.

The *ui32Config* parameter is the logical OR of various fields and flags. The first field determines which MAC address is used during insertion or replacement for all transmitted frames. Valid options are

- EMAC\_CONFIG\_USE\_MACADDR1 and
- EMAC\_CONFIG\_USE\_MACADDR0

The interframe gap between transmitted frames is controlled using one of the following values:

- EMAC\_CONFIG\_IF\_GAP\_96BITS
- EMAC CONFIG IF GAP 88BITS
- EMAC\_CONFIG\_IF\_GAP\_80BITS
- EMAC CONFIG IF GAP 72BITS
- EMAC\_CONFIG\_IF\_GAP\_64BITS
- EMAC\_CONFIG\_IF\_GAP\_56BITS
- EMAC\_CONFIG\_IF\_GAP\_48BITS
- EMAC\_CONFIG\_IF\_GAP\_40BITS

The number of bytes of preamble added to the beginning of every transmitted frame is selected using one of the following values:

- EMAC\_CONFIG\_7BYTE\_PREAMBLE
- EMAC\_CONFIG\_5BYTE\_PREAMBLE
- EMAC\_CONFIG\_3BYTE\_PREAMBLE

The back-off limit determines the range of the random time that the MAC delays after a collision and before attempting to retransmit a frame. One of the following values must be used to select this limit. In each case, the retransmission delay in terms of 512 bit time slots, will be the lower of (2 \* N) and a random number between 0 and the selected backoff-limit.

#### EMAC\_CONFIG\_BO\_LIMIT\_1024

- EMAC\_CONFIG\_BO\_LIMIT\_256
- EMAC\_CONFIG\_BO\_LIMIT\_16
- EMAC\_CONFIG\_BO\_LIMIT\_2

Control over insertion or replacement of the source address in all transmitted frames is provided by using one of the following fields:

- EMAC\_CONFIG\_SA\_INSERT causes the MAC address (0 or 1 depending upon whether EMAC\_CONFIG\_USE\_MACADDR0 or EMAC\_CONFIG\_USE\_MACADDR1 was specified) to be inserted into all transmitted frames.
- EMAC\_CONFIG\_SA\_REPLACE causes the MAC address to be replaced with the selected address in all transmitted frames.
- EMAC\_CONFIG\_SA\_FROM\_DESCRIPTOR causes control of source address insertion or deletion to be controlled by fields in the DMA transmit descriptor, allowing control on a frame-by-frame basis.

Whether the interface attempts to operate in full- or half-duplex mode is controlled by one of the following flags:

- EMAC\_CONFIG\_FULL\_DUPLEX
- EMAC\_CONFIG\_HALF\_DUPLEX

The following additional flags may also be specified:

- EMAC\_CONFIG\_2K\_PACKETS enables IEEE802.3as support for 2K packets. When specified, the MAC considers all frames up to 2000 bytes in length as normal packets. When EMAC\_CONFIG\_JUMBO\_ENABLE is not specified, all frames larger than 2000 bytes are treated as Giant frames. This flag is ignored if EMAC\_CONFIG\_JUMBO\_ENABLE is specified.
- EMAC\_CONFIG\_STRIP\_CRC causes the 4 byte CRC of all Ethernet type frames to be stripped and dropped before the frame is forwarded to the application.
- EMAC\_CONFIG\_JABBER\_DISABLE disables the jabber timer on the transmitter and enables frames of up to 16384 bytes to be transmitted. If this flag is absent, the MAC does not allow more than 2048 (or 10240 if EMAC\_CONFIG\_JUMBO\_ENABLE is specified) bytes to be sent in any one frame.
- EMAC\_CONFIG\_JUMBO\_ENABLE enables Jumbo Frames, allowing frames of up to 9018 (or 9022 if using VLAN tagging) to be handled without reporting giant frame errors.
- EMAC\_CONFIG\_100MBPS forces the MAC to communicate with the PHY using 100Mbps signaling. If this option is not specified, the MAC will use 10Mbps signaling. This speed setting is important when using an external RMII PHY where the selected rate must match the PHY's setting which may have been made as a result of auto-negotiation. When using the internal PHY or an external MII PHY, the signaling rate is controlled by the PHY-provided transmit and receive clocks.
- EMAC\_CONFIG\_CS\_DISABLE disables Carrier Sense during transmission when operating in half-duplex mode.
- EMAC\_CONFIG\_RX\_OWN\_DISABLE disables reception of transmitted frames when operating in half-duplex mode.
- EMAC\_CONFIG\_LOOPBACK enables internal loopback.
- EMAC\_CONFIG\_CHECKSUM\_OFFLOAD enables IPv4 header checksum checking and IPv4 or IPv6 TCP, UPD or ICMP payload checksum checking. The results of the checksum calculations are reported via status fields in the DMA receive descriptors.

- EMAC\_CONFIG\_RETRY\_DISABLE disables retransmission in cases where half-duplex mode is in use and a collision occurs. This causes the current frame to be ignored and a frame abort to be reported in the transmit frame status.
- EMAC\_CONFIG\_AUTO\_CRC\_STRIPPING strips the last 4 bytes (frame check sequence) from all Ether type frames before forwarding the frames to the application.
- EMAC\_CONFIG\_DEFERRAL\_CHK\_ENABLE enables transmit deferral checking in halfduplex mode. When enabled, the transmitter will report an error if it is unable to transmit a frame for more than 24288 bit times (or 155680 bit times in Jumbo frame mode) due to an active carrier sense signal on the MII.

The *ui32ModeFlags* parameter sets operating parameters related to the internal MAC FIFOs. It comprises a logical OR of the following fields. The first selects the transmit FIFO threshold. Transmission of a frame begins when this amount of data or a full frame exists in the transmit FIFO. This field is ignored if **EMAC\_MODE\_TX\_STORE\_FORWARD** is included. One of the following must be specified:

- EMAC\_MODE\_TX\_THRESHOLD\_16\_BYTES
- EMAC\_MODE\_TX\_THRESHOLD\_24\_BYTES
- EMAC\_MODE\_TX\_THRESHOLD\_32\_BYTES
- EMAC\_MODE\_TX\_THRESHOLD\_40\_BYTES
- EMAC\_MODE\_TX\_THRESHOLD\_64\_BYTES
- EMAC\_MODE\_TX\_THRESHOLD\_128\_BYTES
- EMAC\_MODE\_TX\_THRESHOLD\_192\_BYTES
- EMAC\_MODE\_TX\_THRESHOLD\_256\_BYTES

The second field controls the receive FIFO threshold. DMA transfers of received data begin either when the receive FIFO contains a full frame or this number of bytes. This field is ignored if **EMAC\_MODE\_RX\_STORE\_FORWARD** is included. One of the following must be specified:

- EMAC\_MODE\_RX\_THRESHOLD\_64\_BYTES
- EMAC\_MODE\_RX\_THRESHOLD\_32\_BYTES
- EMAC\_MODE\_RX\_THRESHOLD\_96\_BYTES
- EMAC\_MODE\_RX\_THRESHOLD\_128\_BYTES

The following additional flags may be specified:

- EMAC\_MODE\_KEEP\_BAD\_CRC causes frames with TCP/IP checksum errors to be forwarded to the application if those frames do not have any errors (including FCS errors) in the Ethernet framing. In these cases, the frames have errors only in the payload. If this flag is not specified, all frames with any detected error are discarded unless EMAC\_MODE\_RX\_ERROR\_FRAMES is also specified.
- EMAC\_MODE\_RX\_STORE\_FORWARD causes the receive DMA to read frames from the FIFO only after the complete frame has been written to it. If this mode is enabled, the receive threshold is ignored.
- EMAC\_MODE\_RX\_FLUSH\_DISABLE disables the flushing of received frames in cases where receive descriptors or buffers are unavailable.
- EMAC\_MODE\_TX\_STORE\_FORWARD causes the transmitter to start transmitting a frame only after the whole frame has been written to the transmit FIFO. If this mode is enabled, the transmit threshold is ignored.
- EMAC\_MODE\_RX\_ERROR\_FRAMES causes all frames other than runt error frames to be forwarded to the receive DMA regardless of any errors detected in the frames.

- EMAC\_MODE\_RX\_UNDERSIZED\_FRAMES causes undersized frames (frames shorter than 64 bytes but with no errors) to the application. If this option is not selected, all undersized frames are dropped by the receiver unless it has already started transferring them to the receive FIFO due to the receive threshold setting.
- EMAC\_MODE\_OPERATE\_2ND\_FRAME enables the transmit DMA to operate on a second frame while waiting for the previous frame to be transmitted and associated status and timestamps to be reported. If absent, the transmit DMA works on a single frame at any one time, waiting for that frame to be transmitted and its status to be received before moving on to the next frame.

The *ui32RxMaxFrameSize* parameter may be used to override the default setting for the maximum number of bytes that can be received in a frame before that frame is flagged as being in error. If the parameter is set to 0, the default hardware settings are applied. If non-zero, any frame received which is longer than the *ui32RxMaxFrameSize*, regardless of whether the MAC is configured for normal or Jumbo frame operation, will be flagged as an error.

#### **Returns:**

None.

# 9.2.1.7 ROM\_EMACDMAStateGet

Returns the current states of the Ethernet MAC transmit and receive DMA engines.

## Prototype:

uint32\_t
ROM\_EMACDMAStateGet(uint32\_t ui32Base)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACDMAStateGet is a function pointer located at ROM\_EMACTABLE[5].

#### Parameters:

ui32Base is the base address of the controller.

## **Description:**

This function may be used to query the current states of the transmit and receive DMA engines. The return value contains two fields, one providing the transmit state and the other the receive state. Macros **ROM\_EMAC\_TX\_DMA\_STATE()** and **ROM\_EMAC\_RX\_DMA\_STATE()** may be used to extract these fields from the returned value. Alternatively, masks **EMAC\_DMA\_TXSTAT\_MASK** and **EMAC\_DMA\_RXSTAT\_MASK** may be used directly to mask out the individual states from the returned value.

## **Returns:**

Returns the states of the transmit and receive DMA engines. These states are ORed together into a single word containing one of:

- EMAC\_DMA\_TXSTAT\_STOPPED indicating that the transmit engine is stopped.
- EMAC\_DMA\_TXSTAT\_RUN\_FETCH\_DESC indicating that the transmit engine is fetching the next descriptor.
- EMAC\_DMA\_TXSTAT\_RUN\_WAIT\_STATUS indicating that the transmit engine is waiting for status from the MAC.

- EMAC\_DMA\_TXSTAT\_RUN\_READING indicating that the transmit engine is currently transferring data from memory to the MAC transmit FIFO.
- EMAC\_DMA\_TXSTAT\_RUN\_CLOSE\_DESC indicating that the transmit engine is closing the descriptor after transmission of the buffer data.
- EMAC\_DMA\_TXSTAT\_TS\_WRITE indicating that the transmit engine is currently writing timestamp information to the descriptor.
- EMAC\_DMA\_TXSTAT\_SUSPENDED indicating that the transmit engine is suspended due to the next descriptor being unavailable (owned by the host) or a transmit buffer underflow.

and one of:

- **EMAC\_DMA\_RXSTAT\_STOPPED** indicating that the receive engine is stopped.
- EMAC\_DMA\_RXSTAT\_RUN\_FETCH\_DESC indicating that the receive engine is fetching the next descriptor.
- EMAC\_DMA\_RXSTAT\_RUN\_WAIT\_PACKET indicating that the receive engine is waiting for the next packet.
- EMAC\_DMA\_RXSTAT\_SUSPENDED indicating that the receive engine is suspended due to the next descriptor being unavailable.
- EMAC\_DMA\_RXSTAT\_RUN\_CLOSE\_DESC indicating that the receive engine is closing the descriptor after receiving a buffer of data.
- EMAC\_DMA\_RXSTAT\_TS\_WRITE indicating that the transmit engine is currently writing timestamp information to the descriptor.
- EMAC\_DMA\_RXSTAT\_RUN\_RECEIVING indicating that the receive engine is currently transferring data from the MAC receive FIFO to memory.

Additionally, a DMA bus error may be signaled using **EMAC\_DMA\_ERROR**. If this flag is present, the source of the error is identified using one of the following values which may be extracted from the return value using **EMAC\_DMA\_ERR\_MASK:** 

- EMAC\_DMA\_ERR\_RX\_DATA\_WRITE indicates that an error occurred when writing received data to memory.
- EMAC\_DMA\_ERR\_TX\_DATA\_READ indicates that an error occurred when reading data from memory for transmission.
- EMAC\_DMA\_ERR\_RX\_DESC\_WRITE indicates that an error occurred when writing to the receive descriptor.
- EMAC\_DMA\_ERR\_TX\_DESC\_WRITE indicates that an error occurred when writing to the transmit descriptor.
- EMAC\_DMA\_ERR\_RX\_DESC\_READ indicates that an error occurred when reading the receive descriptor.
- EMAC\_DMA\_ERR\_TX\_DESC\_READ indicates that an error occurred when reading the transmit descriptor.

## 9.2.1.8 ROM\_EMACFrameFilterGet

Returns the current Ethernet frame filtering settings.

### Prototype:

```
uint32_t
ROM_EMACFrameFilterGet(uint32_t ui32Base)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACFrameFilterGet is a function pointer located at ROM\_EMACTABLE[6].

### Parameters:

ui32Base is the base address of the controller.

#### **Description:**

This function may be called to retrieve the frame filtering configuration set using a prior call to ROM\_EMACFrameFilterSet().

#### **Returns:**

Returns a value comprising the logical OR of various flags indicating the frame filtering options in use. Possible flags are:

- EMAC\_FRMFILTER\_RX\_ALL indicates that the MAC to is configured to pass all received frames regardless of whether or not they pass any address filter that is configured. The receive status word in the relevant DMA descriptor is updated to indicate whether the configured filter passed or failed for the frame.
- EMAC\_FRMFILTER\_VLAN indicates that the MAC is configured to drop any frames which do not pass the VLAN tag comparison.
- EMAC\_FRMFILTER\_HASH\_AND\_PERFECT indicates that the MAC is configured to pass frames if they match either the hash filter or the perfect filter. If this flag is absent, frames passing based on the result of a single filter, the perfect filter if EMAC\_FRMFILTER\_HASH\_MULTICAST or EMAC\_FRMFILTER\_HASH\_UNICAST are clear or the hash filter otherwise.
- EMAC\_FRMFILTER\_SADDR indicates that the MAC is configured to drop received frames when the source address field in the frame does not match the values programmed into the enabled SA registers.
- EMAC\_FRMFILTER\_INV\_SADDR enables inverse source address filtering. When this option is specified, frames whose SA does not match the SA registers are marked as passing the source address filter.
- EMAC\_FRMFILTER\_BROADCAST indicates that the MAC is configured to discard all incoming broadcast frames.
- EMAC\_FRMFILTER\_PASS\_MULTICAST indicates that the MAC is configured to pass all incoming frames with multicast destinations addresses.
- EMAC\_FRMFILTER\_INV\_DADDR indicates that the sense of the destination address filtering for both unicast and multicast frames is inverted.
- EMAC\_FRMFILTER\_HASH\_MULTICAST indicates that destination address filtering of received multicast frames is enabled using the hash table. If absent, perfect destination address filtering is used. If used in conjunction with EMAC\_FRMFILTER\_HASH\_AND\_PERFECT, this flag indicates that the hash filter should be used for incoming multicast packets along with the perfect filter.
- EMAC\_FRMFILTER\_HASH\_UNICAST indicates that destination address filtering of received unicast frames is enabled using the hash table. If absent, perfect destination address filtering is used. If used in conjunction with EMAC\_FRMFILTER\_HASH\_AND\_PERFECT, this flag

indicates that the hash filter should be used for incoming unicast packets along with the perfect filter.

EMAC\_FRMFILTER\_PROMISCUOUS indicates that the MAC is configured to operate in promiscuous mode where all received frames are passed to the application and the SA and DA filter status bits of the descriptor receive status word are always cleared.

Control frame filtering configuration is indicated by one of the following values which may be extracted from the returned value using the mask **EMAC\_FRMFILTER\_PASS\_MASK**:

- EMAC\_FRMFILTER\_PASS\_NO\_CTRL prevents any control frame from reaching the application.
- EMAC\_FRMFILTER\_PASS\_NO\_PAUSE passes all control frames other than PAUSE even if they fail the configured address filter.
- EMAC\_FRMFILTER\_PASS\_ALL\_CTRL passes all control frames, including PAUSE even if they fail the configured address filter.
- EMAC\_FRMFILTER\_PASS\_ADDR\_CTRL passes all control frames only if they pass the configured address filter.

## 9.2.1.9 ROM\_EMACFrameFilterSet

Sets options related to Ethernet frame filtering.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACFrameFilterSet is a function pointer located at ROM\_EMACTABLE[7].

## Parameters:

*ui32Base* is the base address of the controller. *ui32FilterOpts* is a logical OR of flags defining the required MAC address filtering options.

#### **Description:**

This function allows various filtering options to be defined and allows an application to control which frames are received based upon various criteria related to the frame source and destination MAC addresses or VLAN tagging.

The *ui32FilterOpts* parameter is a logical OR of any of the following flags:

- EMAC\_FRMFILTER\_RX\_ALL configures the MAC to pass all received frames regardless of whether or not they pass any address filter that is configured. The receive status word in the relevant DMA descriptor is updated to indicate whether the configured filter passed or failed for the frame.
- EMAC\_FRMFILTER\_VLAN configures the MAC to drop any frames which do not pass the VLAN tag comparison.

- EMAC\_FRMFILTER\_HASH\_AND\_PERFECT configures the MAC to filter frames based on both any perfect filters set and the hash filter if enabled using EMAC\_FRMFILTER\_HASH\_UNICAST or EMAC\_FRMFILTER\_HASH\_MULTICAST. In this case, only of both filters fail will the packet be rejected. If this option is absent, only one of the filter types is used, as controlled by EMAC\_FRMFILTER\_HASH\_UNICAST and EMAC\_FRMFILTER\_HASH\_MULTICAST for unicast and multicast frames respectively.
- EMAC\_FRMFILTER\_SADDR configures the MAC to drop received frames when the source address field in the frame does not match the values programmed into the enabled SA registers.
- EMAC\_FRMFILTER\_INV\_SADDR enables inverse source address filtering. When this option is specified, frames whose SA does not match the SA registers are marked as passing the source address filter.
- EMAC\_FRMFILTER\_BROADCAST configures the MAC to discard all incoming broadcast frames.
- EMAC\_FRMFILTER\_PASS\_MULTICAST configures the MAC to pass all incoming frames with multicast destinations addresses.
- EMAC\_FRMFILTER\_INV\_DADDR inverts the sense of the destination address filtering for both unicast and multicast frames.
- EMAC\_FRMFILTER\_HASH\_MULTICAST enables destination address filtering of received multicast frames using the hash table. If absent, perfect destination address filtering is used. If used in conjunction with EMAC\_FRMFILTER\_HASH\_AND\_PERFECT, this flag indicates that the hash filter should be used for incoming multicast packets along with the perfect filter.
- EMAC\_FRMFILTER\_HASH\_UNICAST enables destination address filtering of received unicast frames using the hash table. If absent, perfect destination address filtering is used. If used in conjunction with EMAC\_FRMFILTER\_HASH\_AND\_PERFECT, this flag indicates that the hash filter should be used for incoming unicast packets along with the perfect filter.
- EMAC\_FRMFILTER\_PROMISCUOUS configures the MAC to operate in promiscuous mode where all received frames are passed to the application and the SA and DA filter status bits of the descriptor receive status word are always cleared.

Control frame filtering may be configured by ORing one of the following values into *ui32FilterOpts:* 

- EMAC\_FRMFILTER\_PASS\_NO\_CTRL prevents any control frame from reaching the application.
- EMAC\_FRMFILTER\_PASS\_NO\_PAUSE passes all control frames other than PAUSE even if they fail the configured address filter.
- EMAC\_FRMFILTER\_PASS\_ALL\_CTRL passes all control frames, including PAUSE even if they fail the configured address filter.
- EMAC\_FRMFILTER\_PASS\_ADDR\_CTRL passes all control frames only if they pass the configured address filter.

## Returns:

None.

## 9.2.1.10 ROM\_EMACHashFilterBitCalculate

Returns the bit number to set in the MAC hash filter corresponding to a given MAC address.

#### Prototype:

```
uint32_t
ROM_EMACHashFilterBitCalculate(uint8_t *pui8MACAddr)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].

ROM_EMACHAShFilterBitCalculate is a function pointer located at

ROM_EMACTABLE[37].
```

#### Parameters:

*pui8MACAddr* points to a buffer containing the 6 byte MAC address whose hash filter bit is to be determined.

#### **Description:**

This function may be used to determine which bit in the MAC address hash filter to set to describe a given 6 byte MAC address. The returned value is a 6 bit number where bit 5 indicates which of the two hash table words is affected and the bottom 5 bits indicate the bit number to set within that word. For example, if 0x22 (100010b) is returned, this indicates that bit 2 of word 1 (*ui32HashHi* as passed to ROM\_EMACHashFilterSet()) must be set to describe the passed MAC address.

#### **Returns:**

Returns the bit number to set in the MAC hash table to describe the passed MAC address.

# 9.2.1.11 ROM\_EMACHashFilterGet

Returns the current MAC address hash filter table.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACHashFilterGet is a function pointer located at ROM\_EMACTABLE[38].

#### Parameters:

ui32Base is the base address of the controller.

*pui32HashHi* points to storage which will be written with the upper 32 bits of the current 64-bit hash filter table.

*pui32HashLo* points to storage which will be written with the lower 32 bits of the current 64-bit hash filter table.

#### **Description:**

This function may be used to retrieve the current 64-bit hash filter table from the MAC prior to making changes and setting the new hash filter via a call to ROM\_EMACHashFilterSet().

Hash table filtering allows many different MAC addresses to be filtered simultaneously at the cost of some false-positive results in the form of packets passing the filter when their MAC

address was not one of those required. A CRC of the packet source or destination MAC address is calculated and the bottom 6 bits used as a bit index into the 64-bit hash filter table. If the bit in the hash table is set, the filter is considered to have passed. If the bit is clear, the filter fails and the packet is rejected (assuming normal rather than inverse filtering is configured).

## **Returns:**

None.

## 9.2.1.12 ROM\_EMACHashFilterSet

Sets the MAC address hash filter table.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACHashFilterSet is a function pointer located at ROM\_EMACTABLE[39].

#### Parameters:

ui32Base is the base address of the controller.ui32HashHi is the upper 32 bits of the current 64-bit hash filter table to set.ui32HashLo is the lower 32 bits of the current 64-bit hash filter table to set.

## **Description:**

This function may be used to set the current 64-bit hash filter table used by the MAC to filter incoming packets when hash filtering is enabled. Hash filtering is enabled by passing **EMAC\_FRMFILTER\_HASH\_UNICAST** and/or EMAC\_FRMFILTER\_HASH\_MULTICAST in the *ui32FilterOpts* parameter to ROM\_EMACFrameFilterSet(). The current hash filter may be retrieved by calling ROM\_EMACHashFilterGet().

Hash table filtering allows many different MAC addresses to be filtered simultaneously at the cost of some false-positive results (in the form of packets passing the filter when their MAC address was not one of those required). A CRC of the packet source or destination MAC address is calculated and the bottom 6 bits used as a bit index into the 64-bit hash filter table. If the bit in the hash table is set, the filter is considered to have passed. If the bit is clear, the filter fails and the packet is rejected (assuming normal rather than inverse filtering is configured).

#### Returns:

None.

## 9.2.1.13 ROM\_EMACInit

Initializes the Ethernet MAC and sets bus-related DMA parameters.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACInit is a function pointer located at ROM\_EMACTABLE[8].

#### Parameters:

ui32Base is the base address of the Ethernet controller.

ui32SysClk is the current system clock frequency in Hertz.

ui32BusConfig defines the bus operating mode for the Ethernet MAC DMA controller.

ui32RxBurst is the maximum receive burst size in words.

ui32TxBurst is the maximum transmit burst size in words.

*ui32DescSkipSize* is the number of 32-bit words to skip between two unchained DMA descriptors. Values in the range 0 to 31 are valid.

## **Description:**

This function sets bus-related parameters for the Ethernet MAC DMA engines. It must be called after ROM\_EMACPHYConfigSet() and called again after any subsequent call to ROM\_EMACPHYConfigSet().

The *ui32BusConfig* parameter is the logical OR of various fields. The first sets the DMA channel priority weight:

- EMAC\_BCONFIG\_DMA\_PRIO\_WEIGHT\_1
- EMAC BCONFIG DMA PRIO WEIGHT 2
- **EMAC BCONFIG DMA PRIO WEIGHT 3**
- EMAC\_BCONFIG\_DMA\_PRIO\_WEIGHT\_4

The second field sets the receive and transmit priorities used when arbitrating between the Rx and Tx DMA. The priorities are Rx:Tx unless **EMAC\_BCONFIG\_TX\_PRIORITY** is also specified in which case they become Tx:Rx. The priority provided here is ignored if **EMAC\_BCONFIG\_PRIORITY\_FIXED** is specified.

- EMAC\_BCONFIG\_PRIORITY\_1\_1
- EMAC\_BCONFIG\_PRIORITY\_2\_1
- EMAC\_BCONFIG\_PRIORITY\_3\_1
- EMAC\_BCONFIG\_PRIORITY\_4\_1

The following additional flags may also be defined:

- EMAC\_BCONFIG\_TX\_PRIORITY indicates that the transmit DMA should be higher priority in all arbitration for the system-side bus. If this is not defined, the receive DMA will have higher priority.
- EMAC\_BCONFIG\_ADDR\_ALIGNED works in tandem with EMAC\_BCONFIG\_FIXED\_BURST to control address alignment of AHB bursts. When

both flags are specified, all bursts are aligned to the start address least significant bits. If **EMAC\_BCONFIG\_FIXED\_BURST** is not specified, the first burst will be unaligned but subsequent bursts are aligned to the address.

- EMAC\_BCONFIG\_ALT\_DESCRIPTORS indicates that the DMA engine should use the alternate descriptor format as defined in type tEMACDMADescriptor. If absent, the basic descriptor type is used. Alternate descriptors are required if using IEEE1588-2008 advanced timestamping, VLAN or TCP/UDP/ICMP CRC insertion features. Note that, for clarity, emac.h does not contain type definitions for the basic descriptor type. Please see the part datasheet for information on basic descriptor structures.
- EMAC BCONFIG PRIORITY FIXED indicates that a fixed priority scheme should be employed when arbitrating between the transmit and receive DMA In this case, the receive channel always has prifor system-side bus access. ority unless EMAC\_BCONFIG\_TX\_PRIORITY is set in which case the transmit channel has priority. If EMAC BCONFIG PRIORITY FIXED is not specified, a weighted round-robin arbitration scheme is used with the weighting defined using EMAC BCONFIG PRIORITY 1 1, EMAC BCONFIG PRIORITY 2 1, EMAC\_BCONFIG\_PRIORITY\_4\_1, EMAC BCONFIG PRIORITY 3 1 or and EMAC BCONFIG TX\_PRIORITY.
- EMAC\_BCONFIG\_FIXED\_BURST indicates that fixed burst transfers should be used.
- EMAC\_BCONFIG\_MIXED\_BURST indicates that the DMA engine should use mixed burst types depending upon the length of data to be transferred across the system bus.

The *ui32RxBurst* and *ui32TxBurst* parameters indicate the maximum number of words that the relevant DMA should transfer in a single transaction. Valid values are 1, 2, 4, 8, 16 and 32. Any other value will result in undefined behavior.

The *ui32DescSkipSize* parameter is used when the descriptor lists are using ring mode (where descriptors are contiguous in memory with the last descriptor marked with the **END\_OF\_RING** flag) rather than chained mode (where each descriptor includes a field which points to the next descriptor in the list). In this case, the hardware uses the *ui32DescSkipSize* to skip past any application-defined fields after the end the hardware-defined descriptor fields. The parameter value indicates the number of 32-bit words to skip after the last field of the hardware-defined descriptor to get to the first field of the next descriptor. When using arrays of either the **tEMACD-MADescriptor** or **tEMACAItDMADescriptor** types defined for this driver, *ui32DescSkipSize* must be set to 1 to skip the *pvNext* pointer added to the end of each of these structures. Applications may modify these structure definitions to include their own application-specific data and modify *ui32DescSkipSize* appropriately if desired.

## **Returns:**

None.

## 9.2.1.14 ROM\_EMACIntClear

Clears individual Ethernet MAC interrupt sources.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010.

```
ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].
ROM_EMACIntClear is a function pointer located at ROM_EMACTABLE[9].
```

#### Parameters:

ui32Base is the base address of the Ethernet MAC.

ui32IntFlags is the bit mask of the interrupt sources to be cleared.

### **Description:**

This function disables the indicated Ethernet MAC interrupt sources.

The *ui32IntFlags* parameter is the logical OR of any of the following:

- EMAC\_INT\_PHY indicates that the PHY has signaled a change of state. Software must read and write the appropriate PHY registers to enable, disable and clear particular notifications.
- EMAC\_INT\_EARLY\_RECEIVE indicates that the DMA engine has filled the first data buffer of a packet.
- EMAC\_INT\_BUS\_ERROR indicates that a fatal bus error has occurred and that the DMA engine has been disabled.
- EMAC\_INT\_EARLY\_TRANSMIT indicates that a frame to be transmitted has been fully written from memory into the MAC transmit FIFO.
- EMAC\_INT\_RX\_WATCHDOG indicates that a frame with length greater than 2048 bytes (of 10240 bytes in Jumbo Frame mode) was received.
- EMAC\_INT\_RX\_STOPPED indicates that the receive process has entered the stopped state.
- EMAC\_INT\_RX\_NO\_BUFFER indicates that the host owns the next buffer in the DMA's receive descriptor list and the DMA cannot, therefore, acquire a buffer. The receive process is suspended and can be resumed by changing the descriptor ownership and calling ROM\_EMACRxDMAPollDemand().
- EMAC\_INT\_RECEIVE indicates that reception of a frame has completed and all requested status has been written to the appropriate DMA receive descriptor.
- EMAC\_INT\_TX\_UNDERFLOW indicates that the transmitter experienced an underflow during transmission. The transmit process is suspended.
- EMAC\_INT\_RX\_OVERFLOW indicates that an overflow was experienced during reception.
- EMAC\_INT\_TX\_JABBER indicates that the transmit jabber timer expired. This happens when the frame size exceeds 2048 bytes (or 10240 bytes in Jumbo Frame mode) and causes the transmit process to abort and enter the Stopped state.
- EMAC\_INT\_TX\_NO\_BUFFER indicates that the host owns the next buffer in the DMA's transmit descriptor list and that the DMA cannot, therefore, acquire a buffer. Transmission is suspended and can be resumed by changing the descriptor ownership and calling ROM\_EMACTxDMAPollDemand().
- EMAC\_INT\_TX\_STOPPED indicates that the transmit process has stopped.
- EMAC\_INT\_TRANSMIT indicates that transmission of a frame has completed and that all requested status has been updated in the descriptor.

Summary interrupt bits **EMAC\_INT\_NORMAL\_INT** and **EMAC\_INT\_ABNORMAL\_INT** are cleared automatically by the driver if any of their constituent sources are cleared. Applications do not need to explicitly clear these bits.

#### **Returns:**

None.

## 9.2.1.15 ROM\_EMACIntDisable

Disables individual Ethernet MAC interrupt sources.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACIntDisable is a function pointer located at ROM\_EMACTABLE[10].

## Parameters:

*ui32Base* is the base address of the Ethernet MAC. *ui32IntFlags* is the bit mask of the interrupt sources to be disabled.

## **Description:**

This function disables the indicated Ethernet MAC interrupt sources.

The *ui32IntFlags* parameter is the logical OR of any of the following:

- EMAC\_INT\_PHY indicates that the PHY has signaled a change of state. Software must read and write the appropriate PHY registers to enable and disable particular notifications.
- EMAC\_INT\_EARLY\_RECEIVE indicates that the DMA engine has filled the first data buffer of a packet.
- EMAC\_INT\_BUS\_ERROR indicates that a fatal bus error has occurred and that the DMA engine has been disabled.
- EMAC\_INT\_EARLY\_TRANSMIT indicates that a frame to be transmitted has been fully written from memory into the MAC transmit FIFO.
- EMAC\_INT\_RX\_WATCHDOG indicates that a frame with length greater than 2048 bytes (of 10240 bytes in Jumbo Frame mode) was received.
- EMAC\_INT\_RX\_STOPPED indicates that the receive process has entered the stopped state.
- EMAC\_INT\_RX\_NO\_BUFFER indicates that the host owns the next buffer in the DMA's receive descriptor list and the DMA cannot, therefore, acquire a buffer. The receive process is suspended and can be resumed by changing the descriptor ownership and calling ROM\_EMACRxDMAPollDemand().
- EMAC\_INT\_RECEIVE indicates that reception of a frame has completed and all requested status has been written to the appropriate DMA receive descriptor.
- EMAC\_INT\_TX\_UNDERFLOW indicates that the transmitter experienced an underflow during transmission. The transmit process is suspended.
- EMAC\_INT\_RX\_OVERFLOW indicates that an overflow was experienced during reception.
- EMAC\_INT\_TX\_JABBER indicates that the transmit jabber timer expired. This happens when the frame size exceeds 2048 bytes (or 10240 bytes in Jumbo Frame mode) and causes the transmit process to abort and enter the Stopped state.
- EMAC\_INT\_TX\_NO\_BUFFER indicates that the host owns the next buffer in the DMA's transmit descriptor list and that the DMA cannot, therefore, acquire a buffer. Transmission is suspended and can be resumed by changing the descriptor ownership and calling ROM\_EMACTxDMAPollDemand().

- EMAC\_INT\_TX\_STOPPED indicates that the transmit process has stopped.
- EMAC\_INT\_TRANSMIT indicates that transmission of a frame has completed and that all requested status has been updated in the descriptor.
- EMAC\_INT\_TIMESTAMP indicates that an interrupt from the timestamp module has occurred. This precise source of the interrupt can be determined by calling ROM\_EMACTimestampIntStatus() which will also clear this bit.

Summary interrupt bits **EMAC\_INT\_NORMAL\_INT** and **EMAC\_INT\_ABNORMAL\_INT** are disabled automatically by the driver if none of their constituent sources are enabled. Applications do not need to explicitly disable these bits.

#### Note:

Timestamp-related interrupts from the IEEE-1588 module must be disabled independently by using a call to ROM\_EMACTimestampTargetIntDisable().

#### **Returns:**

None.

## 9.2.1.16 ROM\_EMACIntEnable

Enables individual Ethernet MAC interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACIntEnable is a function pointer located at ROM\_EMACTABLE[11].

#### **Parameters:**

*ui32Base* is the base address of the Ethernet MAC. *ui32IntFlags* is the bit mask of the interrupt sources to be enabled.

#### **Description:**

This function enables the indicated Ethernet MAC interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter is the logical OR of any of the following:

- EMAC\_INT\_PHY indicates that the PHY has signaled a change of state. Software must read and write the appropriate PHY registers to enable and disable particular notifications.
- EMAC\_INT\_EARLY\_RECEIVE indicates that the DMA engine has filled the first data buffer of a packet.
- EMAC\_INT\_BUS\_ERROR indicates that a fatal bus error has occurred and that the DMA engine has been disabled.
- EMAC\_INT\_EARLY\_TRANSMIT indicates that a frame to be transmitted has been fully written from memory into the MAC transmit FIFO.

- EMAC\_INT\_RX\_WATCHDOG indicates that a frame with length greater than 2048 bytes (of 10240 bytes in Jumbo Frame mode) was received.
- EMAC\_INT\_RX\_STOPPED indicates that the receive process has entered the stopped state.
- EMAC\_INT\_RX\_NO\_BUFFER indicates that the host owns the next buffer in the DMA's receive descriptor list and the DMA cannot, therefore, acquire a buffer. The receive process is suspended and can be resumed by changing the descriptor ownership and calling ROM\_EMACRxDMAPollDemand().
- EMAC\_INT\_RECEIVE indicates that reception of a frame has completed and all requested status has been written to the appropriate DMA receive descriptor.
- EMAC\_INT\_TX\_UNDERFLOW indicates that the transmitter experienced an underflow during transmission. The transmit process is suspended.
- EMAC\_INT\_RX\_OVERFLOW indicates that an overflow was experienced during reception.
- EMAC\_INT\_TX\_JABBER indicates that the transmit jabber timer expired. This happens when the frame size exceeds 2048 bytes (or 10240 bytes in Jumbo Frame mode) and causes the transmit process to abort and enter the Stopped state.
- EMAC\_INT\_TX\_NO\_BUFFER indicates that the host owns the next buffer in the DMA's transmit descriptor list and that the DMA cannot, therefore, acquire a buffer. Transmission is suspended and can be resumed by changing the descriptor ownership and calling ROM\_EMACTxDMAPollDemand().
- EMAC\_INT\_TX\_STOPPED indicates that the transmit process has stopped.
- EMAC\_INT\_TRANSMIT indicates that transmission of a frame has completed and that all requested status has been updated in the descriptor.

Summary interrupt bits **EMAC\_INT\_NORMAL\_INT** and **EMAC\_INT\_ABNORMAL\_INT** are enabled automatically by the driver if any of their constituent sources are enabled. Applications do not need to explicitly enable these bits.

#### Note:

Timestamp-related interrupts from the IEEE-1588 module must be enabled independently by using a call to ROM\_EMACTimestampTargetIntEnable().

## **Returns:**

None.

## 9.2.1.17 ROM\_EMACIntStatus

Gets the current Ethernet MAC interrupt status.

## Prototype:

```
uint32_t
ROM_EMACIntStatus(uint32_t ui32Base,
bool bMasked)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].
ROM_EMACIntStatus is a function pointer located at ROM_EMACTABLE[0].
```

## Parameters:

ui32Base is the base address of the Ethernet MAC.

bMasked is true to return the masked interrupt status or false to return the unmasked status.

## **Description:**

This function returns the interrupt status for the Ethernet MAC. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

## **Returns:**

Returns the current interrupt status as the logical OR of any of the following:

- EMAC\_INT\_PHY indicates that the PHY interrupt has occurred. Software must read the relevant PHY interrupt status register to determine the cause.
- EMAC\_INT\_EARLY\_RECEIVE indicates that the DMA engine has filled the first data buffer of a packet.
- EMAC\_INT\_BUS\_ERROR indicates that a fatal bus error has occurred and that the DMA engine has been disabled. The cause of the error can be determined by calling ROM\_EMACDMAStateGet().
- EMAC\_INT\_EARLY\_TRANSMIT indicates that a frame to be transmitted has been fully written from memory into the MAC transmit FIFO.
- EMAC\_INT\_RX\_WATCHDOG indicates that a frame with length greater than 2048 bytes (of 10240 bytes in Jumbo Frame mode) was received.
- **EMAC\_INT\_RX\_STOPPED** indicates that the receive process has entered the stopped state.
- EMAC\_INT\_RX\_NO\_BUFFER indicates that the host owns the next buffer in the DMA's receive descriptor list and the DMA cannot, therefore, acquire a buffer. The receive process is suspended and can be resumed by changing the descriptor ownership and calling ROM\_EMACRxDMAPollDemand().
- EMAC\_INT\_RECEIVE indicates that reception of a frame has completed and all requested status has been written to the appropriate DMA receive descriptor.
- EMAC\_INT\_TX\_UNDERFLOW indicates that the transmitter experienced an underflow during transmission. The transmit process is suspended.
- EMAC\_INT\_RX\_OVERFLOW indicates that an overflow was experienced during reception.
- EMAC\_INT\_TX\_JABBER indicates that the transmit jabber timer expired. This happens when the frame size exceeds 2048 bytes (or 10240 bytes in Jumbo Frame mode) and causes the transmit process to abort and enter the Stopped state.
- EMAC\_INT\_TX\_NO\_BUFFER indicates that the host owns the next buffer in the DMA's transmit descriptor list and that the DMA cannot, therefore, acquire a buffer. Transmission is suspended and can be resumed by changing the descriptor ownership and calling ROM\_EMACTxDMAPollDemand().
- EMAC\_INT\_TX\_STOPPED indicates that the transmit process has stopped.
- **EMAC\_INT\_TRANSMIT** indicates that transmission of a frame has completed and that all requested status has been updated in the descriptor.
- EMAC\_INT\_NORMAL\_INT is a summary interrupt comprising the logical OR of the masked state of EMAC\_INT\_TRANSMIT, EMAC\_INT\_RECEIVE, EMAC\_INT\_TX\_NO\_BUFFER and EMAC\_INT\_EARLY\_RECEIVE.
- EMAC INT ABNORMAL INT is summary interrupt comprising а logical of the masked EMAC INT TX STOPPED. the OR state of EMAC\_INT\_TX\_JABBER, EMAC\_INT\_RX\_OVERFLOW, EMAC\_INT\_TX\_UNDERFLOW, EMAC INT RX NO BUFFER, EMAC INT RX STOPPED, EMAC INT RX WATCHDOG, EMAC\_INT\_EARLY\_TRANSMIT and EMAC\_INT\_BUS\_ERROR.

## 9.2.1.18 ROM\_EMACNumAddrGet

Returns the number of MAC addresses supported by the Ethernet controller.

#### Prototype:

uint32\_t
ROM\_EMACNumAddrGet(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACNumAddrGet is a function pointer located at ROM\_EMACTABLE[40].

#### Parameters:

ui32Base is the base address of the Ethernet controller.

#### **Description:**

This function may be used to determine the number of MAC addresses that the given controller supports. MAC address slots may be used when performing perfect (rather than hash table) filtering of packets.

#### **Returns:**

Returns the number of supported MAC addresses.

# 9.2.1.19 ROM\_EMACPHYConfigSet

Selects the Ethernet PHY in use.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACPHYConfigSet is a function pointer located at ROM\_EMACTABLE[12].

### Parameters:

ui32Base is the base address of the Ethernet controller.

*ui32Config* selects the PHY in use and, when using the internal PHY, allows various various PHY parameters to be configured.

## **Description:**

This function must be called prior to ROM\_EMACInit() and ROM\_EMACConfigSet() to select the Ethernet PHY to be used. If the internal PHY is selected, the function also allows configuration of various PHY parameters. Note that the Ethernet MAC is reset during this function call since parameters set here are latched by the hardware only on a MAC reset. The call sequence to select and configure the PHY, therefore, must be as follows:

```
// Enable and reset the MAC.
ROM_SysCtlPeripheralEnable(SYSCTL_PERIPH_EMACO);
ROM_SysCtlPeripheralReset(SYSCTL_PERIPH_EMACO);
```

The *ui32Config* parameter must specify one of the following values:

- EMAC\_PHY\_TYPE\_INTERNAL selects the internal Ethernet PHY.
- EMAC\_PHY\_TYPE\_EXTERNAL\_MII selects an external PHY connected via the MII interface.
- EMAC\_PHY\_TYPE\_EXTERNAL\_RMII selects an external PHY connected via the RMII interface.

If **EMAC\_PHY\_TYPE\_INTERNAL** is selected, the following flags may be ORed into *ui32Config* to control various PHY features and modes. These are ignored if an external PHY is selected.

- EMAC\_PHY\_INT\_NIB\_TXERR\_DET\_DIS disables odd nibble transmit error detection (sets the default value of PHY register 0x0A, bit 1).
- EMAC\_PHY\_INT\_RX\_ER\_DURING\_IDLE enables receive error detection during idle (sets the default value of PHY register 0x0A, bit 2).
- EMAC\_PHY\_INT\_ISOLATE\_MII\_LLOSS ties the MII outputs low if no link is established in 100B-T and full duplex modes(sets the default value of PHY register 0x0A, bit 3).
- EMAC\_PHY\_INT\_LINK\_LOSS\_RECOVERY enables link loss recovery (sets the default value of PHY register 0x09, bit 7).
- EMAC\_PHY\_INT\_TDRRUN enables execution of the TDR procedure after a link down event (sets the default value of PHY register 0x09, bit 8).
- EMAC\_PHY\_INT\_LD\_ON\_RX\_ERR\_COUNT enables link down if the receiver error count reaches 32 within a 10uS interval (sets the default value of PHY register 0x0B bit 3).
- EMAC\_PHY\_INT\_LD\_ON\_MTL3\_ERR\_COUNT enables link down if the MTL3 error count reaches 20 in a 10uS interval (sets the default value of PHY register 0x0B bit 2).
- EMAC\_PHY\_INT\_LD\_ON\_LOW\_SNR enables link down if the low SNR threshold is crossed 20 times in a 10uS interval (sets the default value of PHY register 0x0B bit 1).
- EMAC\_PHY\_INT\_LD\_ON\_SIGNAL\_ENERGY enables link down if energy detector indicates Energy Loss (sets the default value of PHY register 0x0B bit 0).
- EMAC\_PHY\_INT\_POLARITY\_SWAP inverts the polarity on both TPTD and TPRD pairs (sets the default value of PHY register 0x0B bit 5).
- EMAC\_PHY\_INT\_MDI\_SWAP swaps the MDI pairs putting receive on the TPTD pair and transmit on TPRD (sets the default value of PHY register 0x0B bit 6).
- EMAC\_PHY\_INT\_ROBUST\_MDIX enables robust auto MDI-X resolution (sets the default value of PHY register 0x09 bit 5).

- EMAC\_PHY\_INT\_FAST\_MDIX enables fast auto-MDI/MDIX resolution (sets the default value of PHY register 0x09 bit 6).
- EMAC\_PHY\_INT\_MDIX\_EN enables auto-MDI/MDIX crossover (sets the default value of PHY register 0x09 bit 14).
- EMAC\_PHY\_INT\_FAST\_RXDV\_DETECT enables fast RXDV detection (set the default value of PHY register 0x09 bit 1).
- EMAC\_PHY\_INT\_FAST\_L\_UP\_DETECT enables fast link-up time during parallel detection (sets the default value of PHY register 0x0A bit 6)
- EMAC\_PHY\_INT\_EXT\_FULL\_DUPLEX forces full-duplex while working with a link partner in forced 100B-TX (sets the default value of PHY register 0x0A bit 5).
- EMAC\_PHY\_INT\_FAST\_AN\_80\_50\_35 enables fast auto-negotiation using break link, link fail inhibit and wait timers set to 80, 50 and 35 respectively (sets the default value of PHY register 9 bits [4:2] to 3b100).
- EMAC\_PHY\_INT\_FAST\_AN\_120\_75\_50 enables fast auto-negotiation using break link, link fail inhibit and wait timers set to 120, 75 and 50 respectively (sets the default value of PHY register 9 bits [4:2] to 3b101).
- EMAC\_PHY\_INT\_FAST\_AN\_140\_150\_100 enables fast auto-negotiation using break link, link fail inhibit and wait timers set to 140, 150 and 100 respectively (sets the default value of PHY register 9 bits [4:2] to 3b110).
- EMAC\_PHY\_FORCE\_10B\_T\_HALF\_DUPLEX disables auto-negotiation and forces operation in 10Base-T, half duplex mode (sets the default value of PHY register 9 bits [13:11] to 3b000).
- EMAC\_PHY\_FORCE\_10B\_T\_FULL\_DUPLEX disables auto-negotiation and forces operation in 10Base-T, full duplex mode (sets the default value of PHY register 9 bits [13:11] to 3b001).
- EMAC\_PHY\_FORCE\_100B\_T\_HALF\_DUPLEX disables auto-negotiation and forces operation in 100Base-T, half duplex mode (sets the default value of PHY register 9 bits [13:11] to 3b010).
- EMAC\_PHY\_FORCE\_100B\_T\_FULL\_DUPLEX disables auto-negotiation and forces operation in 100Base-T, full duplex mode (sets the default value of PHY register 9 bits [13:11] to 3b011).
- EMAC\_PHY\_AN\_10B\_T\_HALF\_DUPLEX enables auto-negotiation and advertises 10Base-T, half duplex mode (sets the default value of PHY register 9 bits [13:11] to 3b100).
- EMAC\_PHY\_AN\_10B\_T\_FULL\_DUPLEX enables auto-negotiation and advertises 10Base-T half or full duplex modes (sets the default value of PHY register 9 bits [13:11] to 3b101).
- EMAC\_PHY\_AN\_100B\_T\_HALF\_DUPLEX enables auto-negotiation and advertises 10Base-T half or full duplex, and 100Base-T half duplex modes (sets the default value of PHY register 9 bits [13:11] to 3b110).
- EMAC\_PHY\_AN\_100B\_T\_FULL\_DUPLEX enables auto-negotiation and advertises 10Base-T half or full duplex, and 100Base-T half or full duplex modes (sets the default value of PHY register 9 bits [13:11] to 3b111).
- EMAC\_PHY\_INT\_HOLD prevents the PHY from transmitting energy on the line.

As a side-effect of this function, the Ethernet MAC is reset so any previous MAC configuration is lost.

## Returns:

None.

## 9.2.1.20 ROM\_EMACPHYExtendedRead

Reads from an extended PHY register.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACPHYExtendedRead is a function pointer located at ROM\_EMACTABLE[41].

## Parameters:

ui32Base is the base address of the controller.

ui8PhyAddr is the physical address of the PHY to access.

ui16RegAddr is the address of the PHY extended register to be accessed.

## **Description:**

When using the internal PHY or when connected to an external PHY supporting extended registers, this function returns the contents of the extended PHY register specified by *ui16RegAddr*.

## **Returns:**

Returns the 16-bit value read from the PHY.

## 9.2.1.21 ROM\_EMACPHYExtendedWrite

Writes a value to an extended PHY register.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACPHYExtendedWrite is a function pointer located at ROM\_EMACTABLE[42].

## Parameters:

ui32Base is the base address of the controller.
ui8PhyAddr is the physical address of the PHY to access.
ui16RegAddr is the address of the PHY extended register to be accessed.
ui16Value is the value to write to the register.

When using the internal PHY or when connected to an external PHY supporting extended registers, this function allows a value to be written to the extended PHY register specified by *ui16RegAddr*.

## Returns:

None.

# 9.2.1.22 ROM\_EMACPHYPowerOff

Powers off the Ethernet PHY.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACPHYPowerOff is a function pointer located at ROM\_EMACTABLE[13].

## **Parameters:**

*ui32Base* is the base address of the controller. *ui8PhyAddr* is the physical address of the PHY to power down.

#### **Description:**

This function powers off the Ethernet PHY, reducing the current consumption of the device. While in the powered off state, the Ethernet controller is unable to connect to the Ethernet.

## Returns:

None.

# 9.2.1.23 ROM\_EMACPHYPowerOn

Powers on the Ethernet PHY.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACPHYPowerOn is a function pointer located at ROM\_EMACTABLE[14].

#### Parameters:

*ui32Base* is the base address of the controller. *ui8PhyAddr* is the physical address of the PHY to power up.

This function powers on the Ethernet PHY, enabling it return to normal operation. By default, the PHY is powered on, so this function is only called if ROM\_EMACPHYPowerOff() has previously been called.

## **Returns:**

None.

# 9.2.1.24 ROM\_EMACPHYRead

Reads from a PHY register.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACPHYRead is a function pointer located at ROM\_EMACTABLE[15].

#### Parameters:

*ui32Base* is the base address of the controller.*ui8PhyAddr* is the physical address of the PHY to access.*ui8RegAddr* is the address of the PHY register to be accessed.

## **Description:**

This function returns the contents of the PHY register specified by ui8RegAddr.

## **Returns:**

Returns the 16-bit value read from the PHY.

## 9.2.1.25 ROM\_EMACPHYWrite

Writes to the PHY register.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACPHYWrite is a function pointer located at ROM\_EMACTABLE[16].

## Parameters:

ui32Base is the base address of the controller.
ui8PhyAddr is the physical address of the PHY to access.
ui8RegAddr is the address of the PHY register to be accessed.
ui16Data is the data to be written to the PHY register.

## **Description:**

This function writes the *ui16Data* value to the PHY register specified by *ui8RegAddr*.

## **Returns:**

None.

# 9.2.1.26 ROM\_EMACPowerManagementControlGet

Queries the current Ethernet MAC remote wake-up configuration.

## Prototype:

uint32\_t
ROM\_EMACPowerManagementControlGet(uint32\_t ui32Base)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACPowerManagementControlGet is a function pointer located at ROM\_EMACTABLE[43].

## Parameters:

ui32Base is the base address of the controller.

## **Description:**

This function allows the MAC's remote wake-up settings to be queried. These settings determine which types of frame should trigger a remote wake-up event

## **Returns:**

Returns a logical OR of the following flags:

- EMAC\_PMT\_GLOBAL\_UNICAST\_ENABLE indicates that the MAC wakes up when any unicast frame matching the MAC destination address filter is received.
- EMAC\_PMT\_WAKEUP\_PACKET\_ENABLE indicates that the MAC wakes up when any received frame matches the remote wake-up filter configured via a call to ROM\_EMACRemoteWakeupFrameFilterSet().
- EMAC\_PMT\_MAGIC\_PACKET\_ENABLE indicates that the MAC wakes up when a standard Wake-on-LAN "magic packet" is received. The magic packet contains 6 bytes of 0xFF followed immediately by 16 repetitions of the destination MAC address.
- EMAC\_PMT\_POWER\_DOWN indicates that the MAC is currently in power-down mode and is waiting for an incoming frame matching the remote wake-up frames as described by other returned flags and via the remote wake-up filter.

# 9.2.1.27 ROM\_EMACPowerManagementControlSet

Sets the Ethernet MAC remote wake-up configuration.

## Prototype:

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].

ROM_EMACPowerManagementControlSet is a function pointer located at

ROM_EMACTABLE[44].
```

#### Parameters:

ui32Base is the base address of the controller.

*ui32Flags* defines which types of frame should trigger a remote wake-up and allows the MAC to be put into power-down mode.

#### **Description:**

This function allows the MAC's remote wake-up features to be configured, determining which types of frame should trigger a wake-up event and allowing an application to place the MAC in power-down mode. In this mode, the MAC will ignore all received frames until one matching a configured remote wake-up frame is received, at which point the MAC will automatically exit power-down mode and continue to receive frames.

The *ui32Flags* parameter is a logical OR of the following flags:

- EMAC\_PMT\_GLOBAL\_UNICAST\_ENABLE instructs the MAC to wake up when any unicast frame matching the MAC destination address filter is received.
- EMAC\_PMT\_WAKEUP\_PACKET\_ENABLE instructs the MAC to wake up when any received frame matches the remote wake-up filter configured via a call to ROM\_EMACRemoteWakeupFrameFilterSet().
- EMAC\_PMT\_MAGIC\_PACKET\_ENABLE instructs the MAC to wake up when a standard Wake-on-LAN "magic packet" is received. The magic packet contains 6 bytes of 0xFF followed immediately by 16 repetitions of the destination MAC address.
- EMAC\_PMT\_POWER\_DOWN instructs the MAC to enter power-down mode and wait for an incoming frame matching the remote wake-up frames as described by other flags and via the remote wake-up filter. This flag should only set set if at least one other flag is specified to configure a wake-up frame type.

When the MAC is in power-down mode, software may exit the mode by calling this function with the **EMAC\_PMT\_POWER\_DOWN** flag absent from *ui32Flags*. If a configured wake-up frame is received while in power-down mode, the **EMAC\_INT\_POWER\_MGMNT** interrupt will be signaled and this may be cleared by reading the status using ROM\_EMACPowerManagementStatusGet().

#### Note:

While it is possible to gate the clock to the MAC while it is in power-down mode, doing so will prevent the reading of the registers required to determine the interrupt status and will also prevent power-down mode from exiting via another call to this function.

#### Returns:

None.

# 9.2.1.28 ROM\_EMACPowerManagementStatusGet

Queries the current Ethernet MAC remote wake-up status.

## Prototype:

```
uint32_t
ROM_EMACPowerManagementStatusGet(uint32_t ui32Base)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].

ROM_EMACPowerManagementStatusGet is a function pointer located at

ROM_EMACTABLE[45].
```

### Parameters:

ui32Base is the base address of the controller.

#### **Description:**

This function returns information on the remote wake-up state of the Ethernet MAC. If the MAC has been woken up since the last call, the returned value indicates the type of received frame which caused the MAC to exit power-down state.

## Returns:

Returns a logical OR of the following flags:

- EMAC\_PMT\_POWER\_DOWN indicates that the MAC is currently in power-down mode.
- EMAC\_PMT\_WAKEUP\_PACKET\_RECEIVED indicates that the MAC exited power-down mode due to a remote wake-up frame being received. This function call clears this flag.
- EMAC\_PMT\_MAGIC\_PACKET\_RECEIVED indicates that the MAC exited power-down mode due to a wake-on-LAN magic packet being received. This function call clears this flag.

## 9.2.1.29 ROM\_EMACRemoteWakeUpFrameFilterGet

Returns the current remote wake-up frame filter configuration.

## Prototype:

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].

ROM_EMACRemoteWakeUpFrameFilterGet is a function pointer located at

ROM_EMACTABLE[46].
```

## Parameters:

ui32Base is the base address of the controller.

*pFilter* points to the structure which is written with the current remote wake-up frame filter information.

This function may be used to read the current wake-up frame filter settings. The data returned by the function describes wake-up frames in terms of a CRC calculated on up to 31 payload bytes in the frame. The actual bytes used in the CRC calculation are defined by means of a bit mask where a "1" indicates that a byte in the frame should contribute to the CRC calculation and a "0" indicates that the byte should be skipped, and an offset from the start of the frame to payload byte which represents the first byte in the 31-byte CRC-checked sequence.

The *pFilter* parameter points to storage which is written with a structure containing the information defining the frame filters. This structure contains the following fields, each of which is replicated 4 times, once for each possible wake-up frame:

- pui32ByteMask defines whether a given byte in the chosen 31-byte sequence within the frame should contribute to the CRC calculation or not. A 1 indicates that the byte should contribute to the calculation, a 0 causes the byte to be skipped.
- pui8Command contains flags defining whether this filter is enabled and, if so, whether it refers to unicast or multicast packets. Valid values are one of EMAC\_RWU\_FILTER\_MULTICAST or EMAC\_RWU\_FILTER\_UNICAST ORed with one of EMAC\_RWU\_FILTER\_ENABLE or EMAC\_RWU\_FILTER\_DISABLE.
- pui8Offset defines the zero-based index of the byte within the frame at which CRC checking defined by pui32ByteMask will begin. Alternatively, this value can be thought of as the number of bytes in the that the MAC will skip before accumulating the CRC based on the pattern in pui32ByteMask.
- pui16CRC provides the value of the calculated CRC for a valid remote wake-up frame. If the incoming frame is processed according to the filter values provided and the final CRC calculation equals this value, the frame is considered to be a valid remote wake-up frame.

Note that this filter uses CRC16 rather than CRC32 as used in frame checksums.

## Returns:

None.

## 9.2.1.30 ROM\_EMACRemoteWakeUpFrameFilterSet

Sets values defining up to four frames use to trigger a remote wake-up.

## Prototype:

\*pFilter)

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].

ROM_EMACRemoteWakeUpFrameFilterSet is a function pointer located at

ROM_EMACTABLE[47].
```

#### **Parameters:**

*ui32Base* is the base address of the controller. *pFilter* points to the structure containing remote wake-up frame filter information.

This function may be used to define up to four different frames which are considered by the Ethernet MAC to be remote wake-up signals. The data passed to the function describes a wake-up frame in terms of a CRC calculated on up to 31 payload bytes in the frame. The actual bytes used in the CRC calculation are defined by means of a bit mask where a "1" indicates that a byte in the frame should contribute to the CRC calculation and a "0" indicates that the byte should be skipped, and an offset from the start of the frame to payload byte which represents the first byte in the 31-byte CRC-checked sequence.

The *pFilter* parameter points to a structure containing the information necessary to set up the filters. This structure contains the following fields, each of which is replicated 4 times, once for each possible wake-up frame:

- pui32ByteMask defines whether a given byte in the chosen 31-byte sequence within the frame should contribute to the CRC calculation or not. A 1 indicates that the byte should contribute to the calculation, a 0 causes the byte to be skipped.
- pui8Command contains flags defining whether this filter is enabled and, if so, whether it refers to unicast or multicast packets. Valid values are one of EMAC\_RWU\_FILTER\_MULTICAST or EMAC\_RWU\_FILTER\_UNICAST ORed with one of EMAC\_RWU\_FILTER\_ENABLE or EMAC\_RWU\_FILTER\_DISABLE.
- **pui8Offset** defines the zero-based index of the byte within the frame at which CRC checking defined by **pui32ByteMask** will begin. Alternatively, this value can be thought of as the number of bytes in the that the MAC will skip before accumulating the CRC based on the pattern in **pui32ByteMask**.
- pui16CRC provides the value of the calculated CRC for a valid remote wake-up frame. If the incoming frame is processed according to the filter values provided and the final CRC calculation equals this value, the frame is considered to be a valid remote wake-up frame.

Note that this filter uses CRC16 rather than CRC32 as used in frame checksums. The required CRC uses a direct algorithm with polynomial 0x8005, initial seed value 0xFFFF, no final XOR and reversed data order. CRCs for use in this function may be determined using the online calculator found at http://www.zorc.breitbandkatze.de/crc.html.

## **Returns:**

None.

## 9.2.1.31 ROM\_EMACReset

Resets the Ethernet MAC.

## Prototype:

```
void
ROM_EMACReset(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACReset is a function pointer located at ROM\_EMACTABLE[17].

#### Parameters:

ui32Base is the base address of the Ethernet controller.

This function performs a reset of the Ethernet MAC, resets all logic and sets all registers to their default values. The function returns only once the hardware indicates that the reset has completed.

#### Note:

To ensure that the reset completes, the selected PHY clock must be enabled when this function is called. If the PHY clock is absent, this function will hang.

## **Returns:**

None.

## 9.2.1.32 ROM\_EMACRxDisable

Disables the Ethernet controller receiver.

#### Prototype:

```
void
ROM_EMACRxDisable(uint32_t ui32Base)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACRxDisable is a function pointer located at ROM\_EMACTABLE[18].

#### Parameters:

ui32Base is the base address of the controller.

#### **Description:**

When terminating operations on the Ethernet interface, this function should be called. This function disables the receiver.

#### Returns:

None.

# 9.2.1.33 ROM\_EMACRxDMACurrentBufferGet

Returns the current DMA receive buffer pointer.

## Prototype:

```
uint8_t *
ROM_EMACRxDMACurrentBufferGet(uint32_t ui32Base)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACRxDMACurrentBufferGet is a function pointer located at ROM\_EMACTABLE[19].

## Parameters:

ui32Base is the base address of the controller.

This function may be called to determine which buffer the receive DMA engine is currently writing to.

#### Returns:

Returns the receive buffer address currently being written by the DMA engine.

## 9.2.1.34 ROM\_EMACRxDMACurrentDescriptorGet

Returns the current DMA receive descriptor pointer.

#### Prototype:

```
tEMACDMADescriptor *
ROM_EMACRxDMACurrentDescriptorGet(uint32_t ui32Base)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].

ROM_EMACRxDMACurrentDescriptorGet is a function pointer located at

ROM_EMACTABLE[20].
```

### Parameters:

ui32Base is the base address of the controller.

#### **Description:**

This function returns a pointer to the current Ethernet receive descriptor read by the DMA.

#### **Returns:**

Returns a pointer to the start of the current receive DMA descriptor.

## 9.2.1.35 ROM\_EMACRxDMADescriptorListGet

Returns a pointer to the start of the DMA receive descriptor list.

#### Prototype:

```
tEMACDMADescriptor *
ROM_EMACRxDMADescriptorListGet(uint32_t ui32Base)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].
ROM_EMACRxDMADescriptorListGet is a function pointer located at
ROM_EMACTABLE[21].
```

#### Parameters:

ui32Base is the base address of the controller.

#### **Description:**

This function returns a pointer to the head of the Ethernet MAC's receive DMA descriptor list. This value will correspond to the pointer originally set using a call to ROM\_EMACRxDMADescriptorListSet().

#### **Returns:**

Returns a pointer to the start of the DMA receive descriptor list.

## 9.2.1.36 ROM\_EMACRxDMADescriptorListSet

Sets the DMA receive descriptor list pointer.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].

ROM_EMACRxDMADescriptorListSet is a function pointer located at

ROM_EMACTABLE[22].
```

#### **Parameters:**

ui32Base is the base address of the controller.

*pDescriptor* points to the first DMA descriptor in the list to be passed to the receive DMA engine.

#### **Description:**

This function sets the Ethernet MAC's receive DMA descriptor list pointer. The *pDescriptor* pointer must point to one or more descriptor structures.

When multiple descriptors are provided, they can be either chained or unchained. Chained descriptors are indicated by setting the flag **DES0\_TX\_CTRL\_CHAINED** or **DES1\_RX\_CTRL\_CHAINED** bits in the relevant word of the transmit or receive descriptor. If this bit is clear, unchained descriptors are assumed.

Chained descriptors use a link pointer in each descriptor to point to the next descriptor in the chain.

Unchained descriptors are assumed to be contiguous in memory with a consistent offset between the start of one descriptor and the next. If unchained descriptors are used, the *pvLink* field in the descriptor becomes available to store a second buffer pointer, allowing each descriptor to point to two buffers rather than one. In this case, the *ui32DescSkipSize* parameter to ROM\_EMACInit() must previously have been set to the number of words between the end of one descriptor and the start of the next. This value must be 0 in cases where a packed array of **tEMACDMADescriptor** structures is used. If the application wishes to add new state fields to the end of the descriptor structure, the skip size should be set to accommodate the newly sized structure.

Applications are responsible for initializing all descriptor fields appropriately before passing the descriptor list to the hardware.

#### Returns:

None.

# 9.2.1.37 ROM\_EMACRxDMAPollDemand

Orders the MAC DMA controller to attempt to acquire the next receive descriptor.

## Prototype:

void
ROM\_EMACRxDMAPollDemand(uint32\_t ui32Base)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACRxDMAPollDemand is a function pointer located at ROM\_EMACTABLE[23].

#### Parameters:

ui32Base is the base address of the Ethernet controller.

#### **Description:**

This function must be called to restart the receiver if it has been suspended due to the current receive DMA descriptor being owned by the host. Once the application reads any data from the descriptor and marks it as being owned by the MAC DMA, this function will cause the hardware to attempt to acquire the descriptor before writing the next received packet into its buffer(s).

#### **Returns:**

None.

# 9.2.1.38 ROM\_EMACRxEnable

Enables the Ethernet controller receiver.

## Prototype:

```
void
ROM_EMACRxEnable(uint32_t ui32Base)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACRxEnable is a function pointer located at ROM\_EMACTABLE[24].

#### Parameters:

ui32Base is the base address of the controller.

#### **Description:**

When starting operations on the Ethernet interface, this function should be called to enable the receiver after all configuration has been completed.

## Returns:

None.

## 9.2.1.39 ROM\_EMACRxWatchdogTimerSet

Sets the receive interrupt watchdog timer period.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACRxWatchdogTimerSet is a function pointer located at ROM\_EMACTABLE[25].

#### Parameters:

*ui32Base* is the base address of the Ethernet controller. *ui8Timeout* is the desired timeout expressed as a number of 256 system clock periods.

#### **Description:**

This function configures the receive interrupt watchdog timer. The *uiTimeout* parameter specifies the number of 256 system clock periods that will elapse before the timer expires. In cases where the DMA has transferred a frame using a descriptor which has **DES1\_RX\_CTRL\_DISABLE\_INT** set, the watchdog will cause a receive interrupt to be triggered when it times out. The watchdog timer is reset whenever a packet is transferred to memory using a DMA descriptor which does not disable the receive interrupt.

To disable the receive interrupt watchdog function, set *ui8Timeout* to 0.

## **Returns:**

None.

## 9.2.1.40 ROM\_EMACStatusGet

Returns the current Ethernet MAC status.

## Prototype:

```
uint32_t
ROM_EMACStatusGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACStatusGet is a function pointer located at ROM\_EMACTABLE[26].

#### Parameters:

ui32Base is the base address of the Ethernet controller.

#### **Description:**

This function returns information on the current status of all the main modules in the MAC transmit and receive data paths.

#### **Returns:**

Returns the current MAC status as a logical OR of any of the following flags:

## EMAC\_STATUS\_TX\_NOT\_EMPTY

- EMAC\_STATUS\_TX\_WRITING\_FIFO
- EMAC\_STATUS\_TX\_PAUSED

- EMAC\_STATUS\_MAC\_NOT\_IDLE
- EMAC\_STATUS\_RWC\_ACTIVE
- EMAC\_STATUS\_RPE\_ACTIVE

The transmit frame controller status will be one of the following. This can be extracted from the returned value by ANDing with **EMAC\_STATUS\_TFC\_STATE\_MASK:** 

- EMAC\_STATUS\_TFC\_STATE\_IDLE
- EMAC\_STATUS\_TFC\_STATE\_WAITING
- EMAC\_STATUS\_TFC\_STATE\_PAUSING
- EMAC\_STATUS\_TFC\_STATE\_WRITING

The transmit FIFO read controller status will be one of the following. This can be extracted from the returned value by ANDing with **EMAC\_STATUS\_TRC\_STATE\_MASK:** 

- EMAC\_STATUS\_TRC\_STATE\_IDLE
- EMAC\_STATUS\_TRC\_STATE\_READING
- EMAC STATUS TRC STATE WAITING
- EMAC\_STATUS\_TRC\_STATE\_STATUS

The current receive FIFO level will be one of the following. This can be extracted from the returned value by ANDing with **EMAC\_STATUS\_RX\_FIFO\_LEVEL\_MASK:** 

- EMAC\_STATUS\_RX\_FIFO\_EMPTY indicating that the FIFO is empty.
- EMAC\_STATUS\_RX\_FIFO\_BELOW indicating that the FIFO fill level is below the flow-control deactivate threshold.
- EMAC\_STATUS\_RX\_FIFO\_ABOVE indicating that the FIFO fill level is above the flow=control activate threshold.
- EMAC\_STATUS\_RX\_FIFO\_FULL indicating that the FIFO is full.

The current receive FIFO state will be one of the following. This can be extracted from the returned value by ANDing with **EMAC\_STATUS\_RX\_FIFO\_STATE\_MASK:** 

- EMAC\_STATUS\_RX\_FIFO\_IDLE
- EMAC\_STATUS\_RX\_FIFO\_READING
- EMAC\_STATUS\_RX\_FIFO\_STATUS
- EMAC\_STATUS\_RX\_FIFO\_FLUSHING

## 9.2.1.41 ROM\_EMACTimestampAddendSet

Adjusts the system time update rate when using the fine correction method.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTimestampAddendSet is a function pointer located at ROM\_EMACTABLE[48].

### Parameters:

ui32Base is the base address of the controller.

*ui32Increment* is the number to add to the accumulator register on each tick of the 25MHz main oscillator.

## **Description:**

This function is used to control the rate of update of the system time when in fine update mode. Fine correction mode is selected if *EMAC\_TS\_UPDATE\_FINE* is supplied in the *ui32Config* parameter passed to a previous call to ROM\_EMACTimestampConfigSet(). Fine update mode is typically used when synchronizing the local clock to the IEEE-1588 master clock. The subsecond counter is incremented by the number passed to ROM\_EMACTimestampConfigSet() in teh *ui32SubSecondInc* parameter each time a 32-bit accumulator register generates a carry. The accumulator register is incremented by the "addend" value on each main oscillator tick and this addend value is modified to allow fine control over the rate of change of the timestamp counter. The addend value is calculated using the ratio of the main oscillator clock rate and the desired IEEE-1588 clock rate and the *ui32SubSecondInc* value is set to correspond to the desired IEEE-1588 clock rate.

As an example, using digital rollover mode and a 25MHz main oscillator clock with a desired IEEE-1588 clock accuracy of 12.5MHz, and having made a previous call to ROM\_EMACTimestampConfigSet() with *ui32SubSecondInc* set to the 12.5MHz clock period of 80nS and, the initial *ui32Increment* value would be set to 0x80000000 to generate a carry on every second main oscillator tick. Because the system time updates each time the accumulator overflows, small changes in the *ui32Increment* value can be used to very finely control the system time rate.

#### **Returns:**

None.

#### See also:

ROM\_EMACTimestampConfigSet()

# 9.2.1.42 ROM\_EMACTimestampConfigGet

Returns the current IEEE1588 timestamping configuration.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTimestampConfigGet is a function pointer located at ROM\_EMACTABLE[49].

#### Parameters:

ui32Base is the base address of the controller.

*pui32SubSecondInc* points to storage which is written with the current subsecond increment value for the IEEE-1588 clock.

#### **Description:**

This function may be used to retreive the current MAC timestamping configuration.

### See also:

ROM\_EMACTimestampConfigSet()

## **Returns:**

Returns the current timestamping configuration as a logical OR of the following flags:

- EMAC\_TS\_PTP\_VERSION\_2 indicates that the MAC is processing PTP version 2 messages. If this flag is absent, PTP version 1 messages are expected.
- EMAC\_TS\_DIGITAL\_ROLLOVER causes the clock's subsecond value to roll over at 0x3BA9C9FF (9999999999 decimal). In this mode, it can be considered as a nanosecond counter with each digit representing 1nS. If this flag is absent, the subsecond value rolls over at 0x7FFFFFF effectively counting increments of 0.465nS.
- EMAC\_TS\_MAC\_FILTER\_ENABLE indicates that incoming PTP messages are filtered using any of the configured MAC addresses. Messages with a destination address that has been programmed into the MAC address filter will be passed, others will be discarded. If this flag is absent, the MAC address is ignored
- EMAC\_TS\_UPDATE\_FINE indicates that the fine update method which causes the IEEE-1588 clock to advance by the the value returned in the \*pui32SubSecondInc parameter each time a carry is generated from the addend accumulator register. If this flag is absent, the coarse update method is in use and the clock is advanced by the \*pui32SubSecondInc value on each system clock tick.
- **EMAC\_TS\_SYNC\_ONLY** indicates that timestamps are only generated for SYNC messages.
- EMAC\_TS\_DELAYREQ\_ONLY indicates that timestamps are only generated for Delay\_Req messages.
- **EMAC\_TS\_ALL** indicates that timestamps are generated for all IEEE-1588 messages.
- EMAC\_TS\_SYNC\_PDREQ\_PDRESP timestamps only SYNC, Pdelay\_Req and Pdelay\_Resp messages.
- EMAC\_TS\_DREQ\_PDREQ\_PDRESP indicates that timestamps are only generated for Delay\_Req, Pdelay\_Req and Pdelay\_Resp messages.
- EMAC\_TS\_SYNC\_DELAYREQ indicates that timestamps are only generated for Delay\_Req messages.
- EMAC\_TS\_PDREQ\_PDRESP indicates that timestamps are only generated for Pdelay\_Req and Pdelay\_Resp messages.
- EMAC\_TS\_PROCESS\_IPV4\_UDP indicates that PTP packets encapsulated in UDP over IPv4 packets are being processed. If absent, the MAC ignores these frames.
- EMAC\_TS\_PROCESS\_IPV6\_UDP indicates that PTP packets encapsulated in UDP over IPv6 packets are being processed. If absent, the MAC ignores these frames.
- EMAC\_TS\_PROCESS\_ETHERNET indicates that PTP packets encapsulated directly in Ethernet frames are being processd. If absent, the MAC ignores these frames.
- EMAC\_TS\_ALL\_RX\_FRAMES indicates that timestamping is enabled for all frames received by the MAC, regardless of type.

If **EMAC\_TS\_ALL\_RX\_FRAMES** and none of the options specifying subsets of PTP packets to timestamp are set, the MAC is configured to timestamp SYNC, Follow\_Up, Delay\_Req and De-lay\_Resp messages only.

# 9.2.1.43 ROM\_EMACTimestampConfigSet

Configures the Ethernet MAC's IEEE-1588 timestamping options.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTimestampConfigSet is a function pointer located at ROM\_EMACTABLE[50].

## Parameters:

ui32Base is the base address of the controller.

*ui32Config* contains flags selecting particular configuration options.

*ui32SubSecondInc* is the number that the IEEE-1588 subsecond clock should increment on each tick.

## **Description:**

This function is used to configure the operation of the Ethernet MAC's internal timestamping clock. This clock is used to timestamp incoming and outgoing packets and as an accurate system time reference when IEEE-1588 Precision Time Protocol is in use.

The *ui32Config* parameter contains a collection of flags selecting the desired options. Valid flags are:

One of the following to determine whether IEEE-1588 version 1 or version 2 packet format is to be processed.

- EMAC\_TS\_PTP\_VERSION\_2
- EMAC\_TS\_PTP\_VERSION\_1

One or other of the following to determine how the IEEE-1588 clock's subsecond value should be interpreted and handled.

- EMAC\_TS\_DIGITAL\_ROLLOVER causes the clock's subsecond value to roll over at 0x3BA9C9FF (999999999 decimal). In this mode, it can be considered as a nanosecond counter with each digit representing 1nS.
- EMAC\_TS\_BINARY\_ROLLOVER causes the clock's subsecond value to roll over at 0x7FFFFFFF. In this mode, the subsecond value counts 0.465nS periods.

One of the following to enable or disable MAC address filtering. When enabled, PTP frames are filtered unless the destination MAC address matches any of the currently programmed MAC addresses.

- EMAC\_TS\_MAC\_FILTER\_ENABLE
- EMAC\_TS\_MAC\_FILTER\_DISABLE

One of the following to determine how the clock is updated.

EMAC\_TS\_UPDATE\_COARSE causes the IEEE-1588 clock to advance by the value supplied in the ui32SubSecondInc parameter on each main oscillator clock cycle.

EMAC\_TS\_UPDATE\_FINE selects the fine update method which causes the IEEE-1588 clock to advance by the value supplied in the ui32SubSecondInc parameter each time a carry is generated from the addend accumulator register.

One of the following determines which IEEE-1588 messages are timestamped:

- EMAC\_TS\_SYNC\_FOLLOW\_DREQ\_DRESP timestamps SYNC, Follow\_Up, Delay\_Req and Delay\_Resp messages.
- EMAC\_TS\_SYNC\_ONLY timestamps only SYNC messages.
- EMAC\_TS\_DELAYREQ\_ONLY timestamps only Delay\_Req messages.
- EMAC\_TS\_ALL timestamps all IEEE-1588 messages.
- EMAC\_TS\_SYNC\_PDREQ\_PDRESP timestamps only SYNC, Pdelay\_Req and Pdelay\_Resp messages.
- EMAC\_TS\_DREQ\_PDREQ\_PDRESP timestamps only Delay\_Req, Pdelay\_Req and Pdelay\_Resp messages.
- EMAC\_TS\_SYNC\_DELAYREQ timestamps only Delay\_Req messages.
- EMAC\_TS\_PDREQ\_PDRESP timestamps only Pdelay\_Req and Pdelay\_Resp messages.

Optional, additional flags are:

- EMAC\_TS\_PROCESS\_IPV4\_UDP processes PTP packets encapsulated in UDP over IPv4 packets. If absent, the MAC ignores these frames.
- EMAC\_TS\_PROCESS\_IPV6\_UDP processes PTP packets encapsulated in UDP over IPv6 packets. If absent, the MAC ignores these frames.
- EMAC\_TS\_PROCESS\_ETHERNET processes PTP packets encapsulated directly in Ethernet frames. If absent, the MAC ignores these frames.
- EMAC\_TS\_ALL\_RX\_FRAMES enables timestamping for all frames received by the MAC, regardless of type.

The *ui32SubSecondInc* controls the rate at which the timestamp clock's subsecond count increments. Its meaning depends upon which of **EMAC\_TS\_DIGITAL\_ROLLOVER** or **EMAC\_TS\_BINARY\_ROLLOVER** and **EMAC\_TS\_UPDATE\_FINE** or **EMAC\_TS\_UPDATE\_COARSE** was included in *ui32Config*.

The timestamp second counter is incremented each time the subsecond counter rolls over. In digital rollover mode, the subsecond counter acts as a simple 31-bit counter, rolling over to 0 after reaching 0x7FFFFFFF. In this case, each lsb of the subsecond counter represents 0.465nS (assuming that we maintain the definition of 1 second resolution for the seconds counter). When binary rollover mode is selected, the subsecond counter acts as a nanosecond counter and rolls over to 0 after reaching 999,999,999 making each lsb represent 1 nanosecond.

In coarse update mode, the timestamp subsecond counter is incremented by ui32SubSecondInc on each main oscillator clock tick. Setting ui32SubSecondInc to the main oscillator clock period in either 1nS or 0.465nS units will ensure that the time stamp, read as seconds and subseconds, increments at the same rate as the main oscillator clock. For example, if the main oscillator is 25MHz, ui32SubSecondInc would be set to 40 if digital rollover mode was selected or (40 / 0.465) = 86 in binary rollover mode.

In fine update mode, the subsecond increment value must be set according to the desired accuracy of the recovered IEEE-1588 clock which must be lower than the system clock rate. Fine update mode is typically used when synchronizing the local clock to the IEEE-1588 master clock. The subsecond counter is incremented by *ui32SubSecondInc* counts each time a 32-bit accumulator register generates a carry. The accumulator register is incremented by the

"addend" value on each main oscillator tick and this addend value is modified to allow fine control over the rate of change of the timestamp counter. The addend value is calculated using the ratio of the main oscillator clock rate and the desired IEEE-1588 clock rate and the *ui32SubSecondInc* value is set to correspond to the desired IEEE-1588 clock rate. As an example, using digital rollover mode and a 25MHz main oscillator clock with a desired IEEE-1588 clock period of 80nS and set the initial addend value to 0x80000000 to generate a carry on every second system clock.

# See also:

ROM\_EMACTimestampAddendSet()

# **Returns:**

None.

# 9.2.1.44 ROM\_EMACTimestampDisable

Disables packet timestamping and stops the system clock.

#### Prototype:

void
ROM\_EMACTimestampDisable(uint32\_t ui32Base)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTimestampDisable is a function pointer located at ROM\_EMACTABLE[51].

#### Parameters:

ui32Base is the base address of the controller.

#### **Description:**

This function may be used to stop the system clock used to timestamp Ethernet frames and to disable timestamping.

### **Returns:**

None.

# 9.2.1.45 ROM\_EMACTimestampEnable

Enables packet timestamping and starts the system clock running.

#### Prototype:

```
void
```

ROM\_EMACTimestampEnable(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTimestampEnable is a function pointer located at ROM\_EMACTABLE[52].

# **Parameters:**

ui32Base is the base address of the controller.

#### **Description:**

This function may be used to enable the system clock used to timestamp Ethernet frames and to enable that timestamping.

#### Returns:

None.

# 9.2.1.46 ROM\_EMACTimestampIntStatus

Reads the status of the Ethernet system time interrupt.

#### Prototype:

```
uint32_t
ROM_EMACTimestampIntStatus(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTimestampIntStatus is a function pointer located at ROM\_EMACTABLE[53].

## Parameters:

ui32Base is the base address of the controller.

#### **Description:**

When an Ethernet interrupt occurs and **EMAC\_INT\_TIMESTAMP** is reported by ROM\_EMACIntStatus(), this function must be called to read and clear the timer interrupt status.

#### **Returns:**

The return value is the logical OR of the values **EMAC\_TS\_INT\_TS\_SEC\_OVERFLOW** and **EMAC\_TS\_INT\_TARGET\_REACHED**.

- EMAC\_TS\_INT\_TS\_SEC\_OVERFLOW indicates that the second counter in the hardware timer has rolled over.
- EMAC\_TS\_INT\_TARGET\_REACHED indicates that the system time incremented past the value set in an earlier call to ROM\_EMACTimestampTargetSet(). When this occurs, a new target time may be set and the interrupt re-enabled using calls to ROM\_EMACTimestampTargetSet() and ROM\_EMACTimestampTargetIntEnable().

# 9.2.1.47 ROM\_EMACTimestampPPSCommand

Sends a command to control the PPS output from the Ethernet MAC.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTimestampPPSCommand is a function pointer located at ROM\_EMACTABLE[54].

## Parameters:

ui32Base is the base address of the controller.

ui8Cmd identifies the command to be sent.

#### **Description:**

This function may be used to send a command to the MAC PPS (Pulse Per Second) controller when it is operating in command mode. Command mode is selected by calling ROM\_EMACTimestampPPSCommandModeSet(). Valid commands are as follow:

- EMAC\_PPS\_COMMAND\_NONE indicates no command.
- EMAC\_PPS\_COMMAND\_START\_SINGLE indicates that a single high pulse should be generate when the system time reaches the current target time.
- EMAC\_PPS\_COMMAND\_START\_TRAIN indicates that a train of pulses should be started when the system time reaches the current target time.
- EMAC\_PPS\_COMMAND\_CANCEL\_START cancels any pending start command if the system time has not yet reached the programmed target time.
- EMAC\_PPS\_COMMAND\_STOP\_AT\_TIME indicates that the current pulse train should be stopped when the system time reaches the current target time.
- EMAC\_PPS\_COMMAND\_STOP\_NOW indicates that the current pulse train should be stopped immediately.
- EMAC\_PPS\_COMMAND\_CANCEL\_STOP cancels any pending stop command if the system time has not yet reached the programmed target time.

In all cases, the width of the pulses generated is governed by the *ui32Width* parameter passed to ROM\_EMACTimestampPPSPeriodSet(). If a command starts a train of pulses, the period of the pulses is governed by the *ui32Period* parameter passed to the same function. Target times associated with PPS commands are set by calling ROM\_EMACTimestampTargetSet().

#### **Returns:**

None.

# 9.2.1.48 ROM\_EMACTimestampPPSCommandModeSet

Configures the Ethernet MAC PPS output in command mode.

# Prototype:

void

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].
ROM_EMACTIMEstampPPSCommandModeSet is a function pointer located at
ROM_EMACTABLE[55].
```

# Parameters:

*ui32Base* is the base address of the controller. *ui32Config* determines how the system target time is used.

#### **Description:**

The simple mode of operation offered by the PPS (Pulse Per Second) engine may be too restrictive for some applications. The second mode, however, allows complex pulse trains to be generated using commands that tell the engine to send individual pulses or start and stop trains if pulses. In this mode, the pulse width and period may be set arbitrarily based upon ticks of the clock used to update the system time. Commands are triggered at specific times using the target time last set using a call to ROM\_EMACTimestampTargetSet().

The *ui32Config* parameter may be used to control whether the target time is used to trigger commands only or can also generate an interrupt to the CPU. Valid values are:

- EMAC\_PPS\_TARGET\_INT configures the target time to only raise an interrupt and not to trigger any pending PPS command.
- EMAC\_PPS\_TARGET\_PPS configures the target time to trigger a pending PPS command but not raise an interrupt.
- EMAC\_PPS\_TARGET\_BOTH configures the target time to trigger any pending PPS command and also raise an interrupt.

To use command mode, an application must call this function to enable the mode, then call:

- ROM\_EMACTimestampPPSPeriodSet() to set the desired pulse width and period then
- ROM\_EMACTimestampTargetSet() to set the time at which the next command will be executed, and finally
- ROM\_EMACTimestampPPSCommand() to send a command to cause the pulse or pulse train to be started at the required time.

#### Returns:

None.

# 9.2.1.49 ROM\_EMACTimestampPPSPeriodSet

Sets the period and width of the pulses on the Ethernet MAC PPS output.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTimestampPPSPeriodSet is a function pointer located at ROM\_EMACTABLE[56].

#### **Parameters:**

ui32Base is the base address of the controller.

ui32Period is the period of the PPS output expressed in terms of system time update ticks.ui32Width is the width of the high portion of the PPS output expressed in terms of system time update ticks.

## **Description:**

This function may be used to control the period and duty cycle of the signal output on the Ethernet MAC PPS pin when the PPS generator is operating in command mode and a command to send one or more pulses has been executed. Command mode is selected by calling ROM EMACTimestampPPSCommandModeSet().

In simple mode the PPS output signal frequency is controlled by the *ui32FreqConfig* parameter passed to ROM\_EMACTimestampPPSSimpleModeSet().

The *ui32Period* and *ui32Width* parameters are expressed in terms of system time update ticks. When the system time is operating in coarse update mode, each tick is equivalent to the system clock. In fine update mode, a tick occurs every time the 32-bit system time accumulator overflows and this, in turn, is determined by the value passed to the function ROM\_EMACTimestampAddendSet(). Regardless of the tick source, each tick will increment the actual system time, queried using ROM\_EMACTimestampSysTimeGet() by the subsecond increment value passed in the *ui32SubSecondInc* to ROM\_EMACTimestampConfigSet().

## Returns:

None.

# 9.2.1.50 ROM EMACTimestampPPSSimpleModeSet

Configures the Ethernet MAC PPS output in simple mode.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTimestampPPSSimpleModeSet is a function pointer located at ROM\_EMACTABLE[57].

## Parameters:

*ui32Base* is the base address of the controller. *ui32FreqConfig* determines the frequency of the output generated on the PPS pin.

#### **Description:**

This function configures the Ethernet MAC PPS (Pulse Per Second) engine to operate in its simple mode which allows the generation of a few, fixed frequencies and pulse widths on the PPS pin. If more complex pulse train generation is required, the MAC also provides a command-based PPS control mode which may be selected by calling ROM\_EMACTimestampPPSCommandModeSet().

The *ui32FreqConfig* parameter may take one of the following values:

- EMAC\_PPS\_SINGLE\_PULSE generates a single high pulse on the PPS output once per second. The pulse width is the same as the system clock period.
- EMAC\_PPS\_1HZ generates a 1Hz signal on the PPS output. This option is not available if the system time subsecond counter is currently configured to operate in binary rollover mode.

- EMAC\_PPS\_2HZ, EMAC\_PPS\_4HZ, EMAC\_PPS\_8HZ, EMAC\_PPS\_16HZ, EMAC\_PPS\_32HZ, EMAC\_PPS\_64HZ, EMAC\_PPS\_128HZ, EMAC\_PPS\_256HZ, EMAC\_PPS\_512HZ, EMAC\_PPS\_1024HZ, EMAC\_PPS\_2048HZ, EMAC\_PPS\_4096HZ, EMAC\_PPS\_8192HZ, EMAC\_PPS\_16384HZ generate the requested frequency on the PPS output in both binary and digital rollover modes.
- EMAC\_PPS\_32768HZ generates a 32KHz signal on the PPS output. This option is not available if the system time subsecond counter is currently configured to operate in digital rollover mode.

Except when **EMAC\_PPS\_SINGLE\_PULSE** is specified, the signal generated on PPS will have a duty cycle of 50% when binary rollover mode is used for the system time subsecond count. In digital mode, the output frequency averages the value requested and is resynchronized each second. For example, if **EMAC\_PPS\_4HZ** is selected in digital rollover mode, the output will generate three clocks with 50 percent duty cycle and 268ms period followed by a fourth clock of 195mS period, 134mS low and 61mS high.

#### Returns:

None.

# 9.2.1.51 ROM\_EMACTimestampSysTimeGet

Gets the current system time.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTimestampSysTimeGet is a function pointer located at ROM\_EMACTABLE[58].

## Parameters:

ui32Base is the base address of the controller.

*pui32Seconds* points to storage for the current seconds value.

*pui32SubSeconds* points to storage for the current subseconds value.

## **Description:**

This function may be used to get the current system time.

The meaning of *ui32SubSeconds* depends upon the current system time configuration. If <u>ROM\_EMACTimestampConfigSet()</u> was previously called with the *EMAC\_TS\_DIGITAL\_ROLLOVER* configuration option, each bit in the *ui32SubSeconds* value represents 1nS. If *EMAC\_TS\_BINARY\_ROLLOVER* was specified instead, a *ui32SubSeconds* bit represents 0.46nS.

#### Returns:

None.

# 9.2.1.52 ROM\_EMACTimestampSysTimeSet

Sets the current system time.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTimestampSysTimeSet is a function pointer located at ROM\_EMACTABLE[59].

## Parameters:

ui32Base is the base address of the controller.

ui32Seconds is the seconds value of the new system clock setting.

ui32SubSeconds is the subseconds value of the new system clock setting.

## **Description:**

This function may be used to set the current system time. The system clock us set to the value passed in the *ui32Seconds* and *ui32SubSeconds* parameters.

The meaning of *ui32SubSeconds* depends upon the current system time configuration. If <u>ROM\_EMACTimestampConfigSet()</u> was previously called with the *EMAC\_TS\_DIGITAL\_ROLLOVER* configuration option, each bit in the *ui32SubSeconds* value represents 1nS. If *EMAC\_TS\_BINARY\_ROLLOVER* was specified instead, a *ui32SubSeconds* bit represents 0.46nS.

# Returns:

None.

# 9.2.1.53 ROM\_EMACTimestampSysTimeUpdate

Adjusts the current system time upwards or downwards by a given amount.

# **Prototype:**

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].

ROM_EMACTImestampSysTimeUpdate is a function pointer located at

ROM_EMACTABLE[60].
```

# **Parameters:**

ui32Base is the base address of the controller.

*ui32Seconds* is the seconds value of the time update to apply.*ui32SubSeconds* is the subseconds value of the time update to apply.*blnc* defines the direction of the update.

#### **Description:**

This function may be used to adjust the current system time either upwards or downwards by a given amount. The size of the adjustment is given by the *ui32Seconds* and *ui32SubSeconds* parameter and the direction by the *blnc* parameter. When *blnc* is *true*, the system time is advanced by the interval given. When it is *false*, the time is retarded by the interval.

The meaning of *ui32SubSeconds* depends upon the current system time configuration. If <u>ROM\_EMACTimestampConfigSet()</u> was previously called with the *EMAC\_TS\_DIGITAL\_ROLLOVER* configuration option, each bit in the subsecond value represents 1nS. If *EMAC\_TS\_BINARY\_ROLLOVER* was specified instead, a subsecond bit represents 0.46nS.

#### **Returns:**

None.

# 9.2.1.54 ROM\_EMACTimestampTargetIntDisable

Disables the Ethernet system time interrupt.

## Prototype:

```
void
```

```
ROM_EMACTimestampTargetIntDisable(uint32_t ui32Base)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].

ROM_EMACTimestampTargetIntDisable is a function pointer located at

ROM_EMACTABLE[61].
```

#### Parameters:

ui32Base is the base address of the controller.

#### **Description:**

This function may be used to disable any pending Ethernet system time interrupt previously scheduled using calls to ROM\_EMACTimestampTargetSet() and ROM\_EMACTimestampTargetIntEnable().

#### **Returns:**

None.

# 9.2.1.55 ROM\_EMACTimestampTargetIntEnable

Enables the Ethernet system time interrupt.

# Prototype:

```
void
ROM_EMACTimestampTargetIntEnable(uint32_t ui32Base)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTimestampTargetIntEnable is a function pointer located at ROM\_EMACTABLE[62].

# Parameters:

ui32Base is the base address of the controller.

#### **Description:**

This function may be used after ROM\_EMACTimestampTargetSet() to schedule an interrupt at some future time. The time reference for the function is the IEEE1588 time as returned by ROM\_EMACTimestampSysTimeGet(). To generate an interrupt when the system time exceeds a given value, call this function to set the desired time then EMACTimestampTarget-IntEnable() to enable the interrupt. When the system time increments past the target time, an Ethernet interrupt with status EMAC\_INT\_TIMESTAMP will be generated.

#### Returns:

None.

# 9.2.1.56 ROM\_EMACTimestampTargetSet

Sets the target system time at which the next Ethernet timer interrupt will fire.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTimestampTargetSet is a function pointer located at ROM\_EMACTABLE[63].

#### Parameters:

ui32Base is the base address of the controller.ui32Seconds is the second value of the desired target time.ui32SubSeconds is the subseconds value of the desired target time.

## **Description:**

This function may be used to schedule an interrupt at some future time. The time reference for the function is the IEEE1588 time as returned by ROM\_EMACTimestampSysTimeGet(). To generate an interrupt when the system time exceeds a given value, call this function to set the desired time then ROM\_EMACTimestampTargetIntEnable() to enable the interrupt. When the system time increments past the target time, an Ethernet interrupt with status EMAC\_INT\_TIMESTAMP will be generated.

The accuracy of the interrupt timing depends upon the Ethernet timer update frequency and the subsecond increment value currently in use. The interrupt is generated on the first timer increment which causes the system time to be greater than or equal to the target time set.

#### **Returns:**

None.

# 9.2.1.57 ROM\_EMACTxDisable

Disables the Ethernet controller transmitter.

#### Prototype:

void
ROM\_EMACTxDisable(uint32\_t ui32Base)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTxDisable is a function pointer located at ROM\_EMACTABLE[27].

### Parameters:

ui32Base is the base address of the controller.

#### **Description:**

When terminating operations on the Ethernet interface, this function should be called. This function disables the transmitter.

## **Returns:**

None.

# 9.2.1.58 ROM\_EMACTxDMACurrentBufferGet

Returns the current DMA transmit buffer pointer.

#### Prototype:

```
uint8_t *
ROM_EMACTxDMACurrentBufferGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTxDMACurrentBufferGet is a function pointer located at ROM\_EMACTABLE[28].

#### **Parameters:**

ui32Base is the base address of the controller.

#### **Description:**

This function may be called to determine which buffer the transmit DMA engine is currently reading from.

#### **Returns:**

Returns the transmit buffer address currently being read by the DMA engine.

# 9.2.1.59 ROM\_EMACTxDMACurrentDescriptorGet

Returns the current DMA transmit descriptor pointer.

#### Prototype:

```
tEMACDMADescriptor *
ROM_EMACTxDMACurrentDescriptorGet(uint32_t ui32Base)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].

ROM_EMACTxDMACurrentDescriptorGet is a function pointer located at

ROM_EMACTABLE[29].
```

#### Parameters:

ui32Base is the base address of the controller.

## **Description:**

This function returns a pointer to the current Ethernet transmit descriptor read by the DMA.

#### **Returns:**

Returns a pointer to the start of the current transmit DMA descriptor.

# 9.2.1.60 ROM\_EMACTxDMADescriptorListGet

Returns a pointer to the start of the DMA transmit descriptor list.

## Prototype:

```
tEMACDMADescriptor *
ROM_EMACTxDMADescriptorListGet(uint32_t ui32Base)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].

ROM_EMACTxDMADescriptorListGet is a function pointer located at

ROM_EMACTABLE[30].
```

## Parameters:

ui32Base is the base address of the controller.

#### **Description:**

This function returns a pointer to the head of the Ethernet MAC's transmit DMA descriptor list. This value will correspond to the pointer originally set using a call to ROM\_EMACTxDMADescriptorListSet().

#### **Returns:**

Returns a pointer to the start of the DMA transmit descriptor list.

# 9.2.1.61 ROM\_EMACTxDMADescriptorListSet

Sets the DMA transmit descriptor list pointer.

## Prototype:

```
void
ROM_EMACTxDMADescriptorListSet(uint32_t ui32Base,
```

tEMACDMADescriptor \*pDescriptor)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE [42]. ROM\_EMACTxDMADescriptorListSet is a function pointer located at ROM\_EMACTABLE[31].

#### Parameters:

ui32Base is the base address of the controller.

*pDescriptor* points to the first DMA descriptor in the list to be passed to the transmit DMA engine.

#### **Description:**

This function sets the Ethernet MAC's transmit DMA descriptor list pointer. The *pDescriptor* pointer must point to one or more descriptor structures.

When multiple descriptors are provided, they can be either chained or unchained. Chained descriptors are indicated by setting the flag **DES0\_TX\_CTRL\_CHAINED** or **DES1\_RX\_CTRL\_CHAINED** bits in the relevant word of the transmit or receive descriptor. If this bit is clear, unchained descriptors are assumed.

Chained descriptors use a link pointer in each descriptor to point to the next descriptor in the chain.

Unchained descriptors are assumed to be contiguous in memory with a consistent offset between the start of one descriptor and the next. If unchained descriptors are used, the *pvLink* field in the descriptor becomes available to store a second buffer pointer, allowing each descriptor to point to two buffers rather than one. In this case, the *ui32DescSkipSize* parameter to ROM\_EMACInit() must previously have been set to the number of words between the end of one descriptor and the start of the next. This value must be 0 in cases where a packed array of **tEMACDMADescriptor** structures is used. If the application wishes to add new state fields to the end of the descriptor structure, the skip size should be set to accommodate the newly sized structure.

Applications are responsible for initializing all descriptor fields appropriately before passing the descriptor list to the hardware.

#### **Returns:**

None.

# 9.2.1.62 ROM\_EMACTxDMAPollDemand

Orders the MAC DMA controller to attempt to acquire the next transmit descriptor.

#### Prototype:

void

```
ROM_EMACTxDMAPollDemand(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTxDMAPollDemand is a function pointer located at ROM\_EMACTABLE[32].

#### Parameters:

ui32Base is the base address of the Ethernet controller.

#### **Description:**

This function must be called to restart the transmitter if it has been suspended due to the current transmit DMA descriptor being owned by the host. Once the application writes new

values to the descriptor and marks it as being owned by the MAC DMA, this function will cause the hardware to attempt to acquire the descriptor and start transmission of the new data.

**Returns:** 

None.

# 9.2.1.63 ROM\_EMACTxEnable

Enables the Ethernet controller transmitter.

#### Prototype:

```
void
ROM_EMACTxEnable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTxEnable is a function pointer located at ROM\_EMACTABLE[33].

## Parameters:

ui32Base is the base address of the controller.

#### **Description:**

When starting operations on the Ethernet interface, this function should be called to enable the transmitter after all configuration has been completed.

#### **Returns:**

None.

# 9.2.1.64 ROM\_EMACTxFlush

Flushes the Ethernet controller transmit FIFO.

#### Prototype:

void ROM\_EMACTxFlush(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACTxFlush is a function pointer located at ROM\_EMACTABLE[34].

# Parameters:

ui32Base is the base address of the controller.

#### **Description:**

This function will flush any data currently held in the Ethernet transmit FIFO. Data which has already been passed to the MAC for transmission will be transmitted possibly resulting in a transmit underflow or runt frame transmission.

## **Returns:**

None.

# 9.2.1.65 ROM\_EMACVLANHashFilterBitCalculate

Returns the bit number to set in the VLAN hash filter corresponding to a given tag.

# Prototype:

```
uint32_t
ROM_EMACVLANHashFilterBitCalculate(uint16_t ui16Tag)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_EMACTABLE is an array of pointers located at ROM_APITABLE[42].

ROM_EMACVLANHashFilterBitCalculate is a function pointer located at

ROM_EMACTABLE[64].
```

# **Parameters:**

ui16Tag is the VLAN tag whose hash filter bit number is to be determined.

# **Description:**

This function may be used to determine which bit in the VLAN hash filter to set to describe a given 12- or 16-bit VLAN tag. The returned value is a 4 bit value indicating the bit number to set within the 16-bit VLAN hash filter. For example, if 0x02 is returned, this indicates that bit 2 of the hash filter must be set to pass the supplied VLAN tag.

# **Returns:**

Returns the bit number to set in the VLAN hash filter to describe the passed tag.

# 9.2.1.66 ROM\_EMACVLANHashFilterGet

Returns the current value of the hash filter used to control reception of VLAN-tagged frames.

# Prototype:

```
uint32_t
ROM_EMACVLANHashFilterGet(uint32_t ui32Base)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACVLANHashFilterGet is a function pointer located at ROM\_EMACTABLE[65].

# Parameters:

ui32Base is the base address of the controller.

# Description:

This function allows the current VLAN tag hash filter value to be returned. Additional VLAN tags may be added to this filter by setting the appropriate bits, determined by calling ROM\_EMACVLANHashFilterBitCalculate(), and then calling ROM\_EMACVLANHashFilterSet() to set the new filter value.

# **Returns:**

Returns the current value of the VLAN hash filter.

# 9.2.1.67 ROM\_EMACVLANHashFilterSet

Sets the hash filter used to control reception of VLAN-tagged frames.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACVLANHashFilterSet is a function pointer located at ROM\_EMACTABLE[66].

#### Parameters:

*ui32Base* is the base address of the controller. *ui32Hash* is the hash filter value to set.

## **Description:**

This function allows the VLAG tag hash filter to be set. By using hash filtering, several different VLAN tags can be filtered very easily at the cost of some false positive results which must be removed by software.

The hash filter value passed in *ui32Hash* may be built up by calling ROM\_EMACVLANHashFilterBitCalculate() for each VLAN tag which is to pass the filter and then setting each of the bits whose numbers are returned by that function. Care must be taken when clearing bits in the hash filter due to the fact that there is a many-to-one correspondence between VLAN tags and hash filter bits.

### **Returns:**

None

# 9.2.1.68 ROM\_EMACVLANRxConfigGet

Returns the currently-set options related to reception of VLAN-tagged frames.

#### Prototype:

uint32\_t
ROM\_EMACVLANRxConfigGet(uint32\_t ui32Base,

uint16\_t \*pui16Tag)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACVLANRxConfigGet is a function pointer located at ROM\_EMACTABLE[67].

## Parameters:

ui32Base is the base address of the controller.

*puil6Tag* points to storage which is written with the currently configured VLAN tag used for perfect filtering.

#### **Description:**

This function returns information on how the receiver is currently handling IEEE 802.1Q VLANtagged frames.

## See also:

ROM\_EMACVLANRxConfigSet()

#### **Returns:**

Returns flags defining how VLAN-tagged frames are handled. The value will be a logical OR of the following flags:

- EMAC\_VLAN\_RX\_HASH\_ENABLE indicates that hash filtering is enabled for VLAN tags. If this flag is absent, perfect filtering using the tag returned in \*pui16Tag is performed.
- EMAC\_VLAN\_RX\_SVLAN\_ENABLE indicates that the receiver recognizes S-VLAN (Type = 0x88A8) frames as valid VLAN-tagged frames. If absent, only frames with type 0x8100 are considered valid VLAN frames.
- EMAC\_VLAN\_RX\_INVERSE\_MATCH indicates that the receiver passes all VLAN frames whose tags do not match the \*pui16Tag value. If this flag is absent, only tagged frames matching \*pui16Tag are passed.
- EMAC\_VLAN\_RX\_12BIT\_TAG indicates that the receiver is comparing only the bottom 12 bits of \*pui16Tag when performing either perfect or hash filtering of VLAN frames. If this flag is absent, all 16 bits of the frame tag are examined when filtering. If this flag is set and \*pui16Tag has all bottom 12 bits clear, the receiver will pass all frames with types 0x8100 or 0x88A8 regardless of the tag values they contain.

# 9.2.1.69 ROM\_EMACVLANRxConfigSet

Sets options related to reception of VLAN-tagged frames.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACVLANRxConfigSet is a function pointer located at ROM\_EMACTABLE[68].

## Parameters:

ui32Base is the base address of the controller.

ui16Tag is the IEEE 802.1Q VLAN tag expected for incoming frames.

*ui32Config* determines how the receiver handles VLAN-tagged frames.

#### **Description:**

This function configures the receiver's handling of IEEE 802.1Q VLAN tagged frames. Incoming tagged frames are filtered using either a perfect filter or a hash filter. When hash filtering is disabled, VLAN frames tagged with the value of *ui16Tag* pass the filter and all others are rejected. The tag comparison may involve all 16 bits or only the 12-bit VLAN ID portion of the tag.

The *ui32Config* parameter is a logical OR of the following values:

- EMAC\_VLAN\_RX\_HASH\_ENABLE enables hash filtering for VLAN tags. If this flag is absent, perfect filtering using the tag supplied in *ui16Tag* is performed. The hash filter may be set using ROM\_EMACVLANHashFilterSet() and ROM\_EMACVLANHashFilterBitCalculate() may be used to determine which bits to set in the filter for given VLAN tags.
- EMAC\_VLAN\_RX\_SVLAN\_ENABLE causes the receiver to recognize S-VLAN (Type = 0x88A8) frames as valid VLAN-tagged frames. If absent, only frames with type 0x8100 are considered valid VLAN frames.
- EMAC\_VLAN\_RX\_INVERSE\_MATCH causes the receiver to pass all VLAN frames whose tags do not match the supplied ui16Tag value. If this flag is absent, only tagged frames matching ui16Tag are passed.
- EMAC\_VLAN\_RX\_12BIT\_TAG causes the receiver to compare only the bottom 12 bits of ui16Tag when performing either perfect or hash filtering of VLAN frames. If this flag is absent, all 16 bits of the frame tag are examined when filtering. If this flag is set and ui16Tag has all bottom 12 bits clear, the receiver will pass all frames with types 0x8100 or 0x88A8 regardless of the tag values they contain.

To ensure that VLAN frames which fail the tag filter are dropped by the MAC, ROM\_EMACFrameFilterSet() must be called with the EMAC\_FRMFILTER\_VLAN flag set in the *ui32FilterOpts* parameter. If this flag is not set, failing VLAN packets will be received by the application but bit 10 of RDES0 (EMAC\_FRMFILTER\_VLAN) will be clear indicating that the packet did not match the current VLAG tag filter.

## See also:

ROM\_EMACVLANRxConfigGet()

#### Returns:

None

# 9.2.1.70 ROM\_EMACVLANTxConfigGet

Returns currently-selected options related to transmission of VLAN-tagged frames.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACVLANTxConfigGet is a function pointer located at ROM\_EMACTABLE[69].

#### Parameters:

ui32Base is the base address of the controller.

*puil6Tag* points to storage which is written with the VLAN tag currently being used for insertion or replacement.

#### **Description:**

This function returns information on the current settings related to VLAN tagging of transmitted frames.

## See also:

ROM\_EMACVLANTxConfigSet()

#### **Returns:**

Returns flags describing the current VLAN configuration relating to frame transmission. The return value is a logical OR of the following values:

- EMAC\_VLAN\_TX\_SVLAN indicates that the S-VLAN type (0x88A8) is being used when inserting or replacing tags in transmitted frames. If this label is absent, C-VLAN type (0x8100) is being used.
- EMAC\_VLAN\_TX\_USE\_VLC indicates that the transmitter is processing VLAN frames according to the VLAN control (VLC) value returned here. If this tag is absent, VLAN handling is controlled by fields in the transmit descriptor.

If **EMAC\_VLAN\_TX\_USE\_VLC** is returned, one of the following four labels is also included to define the transmit VLAN tag handling. Note that this value may be extracted from the return value using the mask **EMAC\_VLAN\_TX\_VLC\_MASK**.

- EMAC\_VLAN\_TX\_VLC\_NONE indicates that the transmitter is not performing VLAN tag insertion, deletion or replacement.
- EMAC\_VLAN\_TX\_VLC\_DELETE indicates that the transmitter is removing VLAN tags from all transmitted frames which contain them.
- EMAC\_VLAN\_TX\_VLC\_INSERT indicates that the transmitter is inserting a VLAN type and tag into all outgoing frames regardless of whether or not they already contain a VLAN tag.
- EMAC\_VLAN\_TX\_VLC\_REPLACE indicates that the transmitter is replacing the VLAN tag in all transmitted frames of type 0x8100 or 0x88A8 with the value returned in \*pui16Tag.

# 9.2.1.71 ROM\_EMACVLANTxConfigSet

Sets options related to transmission of VLAN-tagged frames.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_EMACVLANTxConfigSet is a function pointer located at ROM\_EMACTABLE[70].

#### Parameters:

ui32Base is the base address of the controller.

*ui16Tag* is the VLAN tag to be used when inserting or replacing tags in transmitted frames. *ui32Config* determines the VLAN-related processing performed by the transmitter.

#### **Description:**

This function is used to configure transmitter options relating to IEEE 802.1Q VLAN tagging. The transmitter may be set to insert tagging into untagged frames or replace existing tags with new values.

The *ui16Tag* parameter contains the VLAN tag that is to be used in outgoing tagged frames. The *ui32Config* parameter is a logical OR of the following labels:

- EMAC\_VLAN\_TX\_SVLAN uses the S-VLAN type (0x88A8) when inserting or replacing tags in transmitted frames. If this label is absent, C-VLAN type (0x8100) is used.
- EMAC\_VLAN\_TX\_USE\_VLC informs the transmitter that the VLAN tag handling should be defined by the VLAN control (VLC) value provided in this function call. If this tag is absent, VLAN handling is controlled by fields in the transmit descriptor.

If **EMAC\_VLAN\_TX\_USE\_VLC** is set, one of the following four labels must also be included to define the transmit VLAN tag handling:

- EMAC\_VLAN\_TX\_VLC\_NONE instructs the transmitter to perform no VLAN tag insertion, deletion or replacement.
- EMAC\_VLAN\_TX\_VLC\_DELETE instructs the transmitter to remove VLAN tags from all transmitted frames which contain them. This removes bytes 13, 14, 15 and 16 from all frames with types 0x8100 or 0x88A8.
- EMAC\_VLAN\_TX\_VLC\_INSERT instructs the transmitter to insert a VLAN type and tag into all outgoing frames regardless of whether or not they already contain a VLAN tag.
- EMAC\_VLAN\_TX\_VLC\_REPLACE instructs the transmitter to replace the VLAN tag in all frames of type 0x8100 or 0x88A8 with the value provided to this function in the *ui16Tag* parameter.

## **Returns:**

None

# 9.2.1.72 ROM\_UpdateEMAC

Starts an update over the Ethernet interface.

#### Prototype:

```
void
ROM_UpdateEMAC(uint32_t ui32Clock)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EMACTABLE is an array of pointers located at ROM\_APITABLE[42]. ROM\_UpdateEMAC is a function pointer located at ROM\_EMACTABLE[71].

#### Parameters:

*ui32Clock* is the current system clock frequency in Hertz.

#### **Description:**

Calling this function commences an update of the firmware via the Ethernet interface. This function assumes that the Ethernet interface has already been configured and is currently operational.

#### **Returns:**

Never returns.

Ethernet Controller

# **10** External Peripheral Interface (EPI)

# 10.1 Introduction

The EPI API provides functions to use the EPI module available in the Tiva microcontroller. The EPI module provides a physical interface for external peripherals and memories. The EPI can be configured to support several types of external interfaces and different sized address and data buses.

Some features of the EPI module are:

- configurable interface modes including SDRAM, HostBus, and simple read/write protocols
- configurable address and data sizes
- configurable bus cycle timing
- blocking and non-blocking reads and writes
- FIFO for streaming reads
- interrupt and uDMA support

The function ROM\_EPIModeSet() is used to select the interface mode. The clock divider is set with the ROM\_EPIDividerSet() function which determines the speed of the external bus. The external device is mapped into the processor memory or peripheral space using the ROM\_EPIAddressMapSet() function.

Once the mode is selected, the interface is configured with one of the configuration functions. If SDRAM mode is chosen, then the function ROM\_EPIConfigSDRAMSet() is used to configure the SDRAM interface. If Host-Bus 8 mode is chosen, then ROM\_EPIConfigHB8Set() is used. If Host-Bus 16 mode is chosen, then ROM\_EPIConfigHB16Set() is used. If General-Purpose mode is chosen, then ROM\_EPIConfigGPModeSet() is used.

After the mode has been selected and configured, then the device can be accessed by reading and writing to the memory or peripheral address space that was programmed with ROM\_EPIAddressMapSet().

There are more sophisticated ways to use the read/write interface. When an application is writing to the mapped memory or peripheral space, the writes stall the processor until the write to the external interface is completed. However, the EPI contains an internal transaction FIFO and can buffer up to 4 pending writes without stalling the processor. Prior to writing, the application can test to see if the EPI can take more write operations without stalling the processor by using the function ROM\_EPINonBlockingWriteCount() which returns the number of non-blocking writes that can be made.

For efficient reads from the external device, the EPI contains a programmable read FIFO. After setting a starting address and a count, data from sequential reads from the device can be stored in the FIFO. The application can then periodically drain the FIFO by polling or by interrupts, optionally using the uDMA controller. A non-blocking read is configured by using the function ROM\_EPINonBlockingReadConfigure(). The read operation is started with ROM\_EPINonBlockingReadStart() and can be stopped by calling ROM\_EPINonBlockingReadStop(). The function ROM\_EPINonBlockingReadCount() can

be used to determine the number of items remaining to be read, while the function ROM\_EPINonBlockingReadAvail() returns the number of items in the FIFO that can be read immediately without stalling. There are 3 functions available for reading data from the FIFO and into a buffer provided by the application. These functions are ROM\_EPINonBlockingReadGet32(), ROM\_EPINonBlockingReadGet16(), ROM\_EPINonBlockingReadGet8(), to read the data from the FIFO as 32-bit, 16-bit, or 8-bit data items.

The read FIFO and write transaction FIFO can be configured with the function ROM\_EPIFIFOConfig(). This function is used to set the FIFO trigger levels and to enable error interrupts to be generated when a read or write is stalled.

Interrupts are enabled or disabled with the functions ROM\_EPIIntEnable() and ROM\_EPIIntDisable(). The interrupt status can be read by calling ROM\_EPIIntStatus(). If there is an error interrupt pending, the cause of the error can be determined with the function ROM\_EPIIntErrorStatus(). The error can then be cleared with ROM\_EPIIntErrorClear().

/\*!

# 10.2 Functions

# **Functions**

- void ROM\_EPIAddressMapSet (uint32\_t ui32Base, uint32\_t ui32Map)
- void ROM\_EPIConfigGPModeSet (uint32\_t ui32Base, uint32\_t ui32Config, uint32\_t ui32FrameCount, uint32\_t ui32MaxWait)
- void ROM\_EPIConfigHB16CSSet (uint32\_t ui32Base, uint32\_t ui32CS, uint32\_t ui32Config)
- void ROM\_EPIConfigHB16Set (uint32\_t ui32Base, uint32\_t ui32Config, uint32\_t ui32MaxWait)
- void ROM\_EPIConfigHB16TimingSet (uint32\_t ui32Base, uint32\_t ui32CS, uint32\_t ui32Config)
- void ROM\_EPIConfigHB8CSSet (uint32\_t ui32Base, uint32\_t ui32CS, uint32\_t ui32Config)
- void ROM\_EPIConfigHB8Set (uint32\_t ui32Base, uint32\_t ui32Config, uint32\_t ui32MaxWait)
- void ROM\_EPIConfigHB8TimingSet (uint32\_t ui32Base, uint32\_t ui32CS, uint32\_t ui32Config)
- void ROM\_EPIConfigSDRAMSet (uint32\_t ui32Base, uint32\_t ui32Config, uint32\_t ui32Refresh)
- void ROM\_EPIDividerCSSet (uint32\_t ui32Base, uint32\_t ui32CS, uint32\_t ui32Divider)
- void ROM\_EPIDividerSet (uint32\_t ui32Base, uint32\_t ui32Divider)
- void ROM\_EPIDMATxCount (uint32\_t ui32Base, uint32\_t ui32Count)
- void ROM\_EPIFIFOConfig (uint32\_t ui32Base, uint32\_t ui32Config)
- void ROM\_EPIIntDisable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_EPIIntEnable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_EPIIntErrorClear (uint32\_t ui32Base, uint32\_t ui32ErrFlags)
- uint32\_t ROM\_EPIIntErrorStatus (uint32\_t ui32Base)
- uint32\_t ROM\_EPIIntStatus (uint32\_t ui32Base, bool bMasked)
- void ROM\_EPIModeSet (uint32\_t ui32Base, uint32\_t ui32Mode)
- uint32\_t ROM\_EPINonBlockingReadAvail (uint32\_t ui32Base)
- void ROM\_EPINonBlockingReadConfigure (uint32\_t ui32Base, uint32\_t ui32Channel, uint32\_t ui32DataSize, uint32\_t ui32Address)

- uint32 t ROM EPINonBlockingReadCount (uint32 t ui32Base, uint32 t ui32Channel)
- uint32\_t ROM\_EPINonBlockingReadGet16 (uint32\_t ui32Base, uint32\_t ui32Count, uint16\_t \*pui16Buf)
- uint32\_t ROM\_EPINonBlockingReadGet32 (uint32\_t ui32Base, uint32\_t ui32Count, uint32\_t \*pui32Buf)
- uint32\_t ROM\_EPINonBlockingReadGet8 (uint32\_t ui32Base, uint32\_t ui32Count, uint8\_t \*pui8Buf)
- void ROM\_EPINonBlockingReadStart (uint32\_t ui32Base, uint32\_t ui32Channel, uint32\_t ui32Count)
- void ROM\_EPINonBlockingReadStop (uint32\_t ui32Base, uint32\_t ui32Channel)
- uint32\_t ROM\_EPIPSRAMConfigRegGet (uint32\_t ui32Base, uint32\_t ui32CS)
- bool ROM\_EPIPSRAMConfigRegGetNonBlocking (uint32\_t ui32Base, uint32\_t ui32CS, uint32\_t \*pui32CR)
- void ROM\_EPIPSRAMConfigRegRead (uint32\_t ui32Base, uint32\_t ui32CS)
- void ROM\_EPIPSRAMConfigRegSet (uint32\_t ui32Base, uint32\_t ui32CS, uint32\_t ui32CR)
- uint32\_t ROM\_EPIWriteFIFOCountGet (uint32\_t ui32Base)

# 10.2.1 Function Documentation

# 10.2.1.1 ROM\_EPIAddressMapSet

Configures the address map for the external interface.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIAddressMapSet is a function pointer located at ROM\_EPITABLE[7].

#### Parameters:

ui32Base is the EPI module base address.

ui32Map is the address mapping configuration.

# **Description:**

This function is used to configure the address mapping for the external interface, which then determines the base address of the external memory or device within the processor peripheral and/or memory space.

The parameter *ui32Map* is the logical OR of the following:

- Peripheral address space size, select one of:
  - EPI\_ADDR\_PER\_SIZE\_256B sets the peripheral address space to 256 bytes.
  - EPI\_ADDR\_PER\_SIZE\_64KB sets the peripheral address space to 64 Kbytes.
  - EPI\_ADDR\_PER\_SIZE\_16MB sets the peripheral address space to 16 Mbytes.
  - EPI\_ADDR\_PER\_SIZE\_256MB sets the peripheral address space to 256 Mbytes.
- Peripheral base address, select one of:

- EPI\_ADDR\_PER\_BASE\_NONE sets the peripheral base address to none.
- EPI ADDR PER BASE A sets the peripheral base address to 0xA0000000.
- EPI ADDR PER BASE C sets the peripheral base address to 0xC0000000.
- RAM address space, select one of:
  - EPI\_ADDR\_RAM\_SIZE\_256B sets the RAM address space to 256 bytes.
  - EPI\_ADDR\_RAM\_SIZE\_64KB sets the RAM address space to 64 Kbytes.
  - EPI\_ADDR\_RAM\_SIZE\_16MB sets the RAM address space to 16 Mbytes.
  - EPI ADDR RAM SIZE 256MB sets the RAM address space to 256 Mbytes.
- RAM base address, select one of:
  - EPI\_ADDR\_RAM\_BASE\_NONE sets the RAM space address to none.
  - EPI\_ADDR\_RAM\_BASE\_6 sets the RAM space address to 0x60000000.
  - EPI\_ADDR\_RAM\_BASE\_8 sets the RAM space address to 0x80000000.
- EPI\_ADDR\_RAM\_QUAD\_MODE maps CS0n to 0x60000000, CS1n to 0x80000000, CS2n to 0xA0000000, and CS3n to 0xC0000000.
- EPI\_ADDR\_CODE\_SIZE\_256B sets an external code size of 256 bytes, range 0x00 to 0xFF.
- EPI\_ADDR\_CODE\_SIZE\_64KB sets an external code size of 64 Kbytes, range 0x0000 to 0xFFFF.
- EPI\_ADDR\_CODE\_SIZE\_16MB sets an external code size of 16 Mbytes, range 0x000000 to 0xFFFFFF.
- EPI\_ADDR\_CODE\_SIZE\_256MB sets an external code size of 256 Mbytes, range 0x0000000 to 0xFFFFFF.
- EPI\_ADDR\_CODE\_BASE\_NONE sets external code base to not mapped.
- EPI\_ADDR\_CODE\_BASE\_1 sets external code base to 0x10000000.

The availability of **EPI\_ADDR\_RAM\_QUAD\_MODE** and **EPI\_ADDR\_CODE\_**\* varies based on the Tiva part in use. Please consult the data sheet to determine if these features are available.

# **Returns:**

None.

# 10.2.1.2 ROM\_EPIConfigGPModeSet

Configures the interface for general-purpose mode operation.

# Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_EPITABLE is an array of pointers located at ROM_APITABLE[23].
ROM_EPIConfigGPModeSet is a function pointer located at ROM_EPITABLE[4].
```

# Parameters:

ui32Base is the EPI module base address.

ui32Config is the interface configuration.

ui32FrameCount is the frame size in clocks, if the frame signal is used (0-15).

*ui32MaxWait* is the maximum number of external clocks to wait when the external clock enable is holding off the transaction (0-255).

# **Description:**

This function is used to configure the interface when used in general-purpose operation as chosen with the function ROM\_EPIModeSet(). The parameter *ui32Config* is the logical OR of the following:

- EPI\_GPMODE\_CLKPIN interface clock as output on a pin.
- EPI\_GPMODE\_CLKGATE clock is stopped when there is no transaction, otherwise it is free-running.
- **EPI\_GPMODE\_FRAMEPIN** framing signal is emitted on a pin.
- **EPI\_GPMODE\_FRAME50** framing signal is 50/50 duty cycle, otherwise it is a pulse.
- EPI\_GPMODE\_WRITE2CYCLE a two-cycle write is used, otherwise a single-cycle write is used.
- Address bus size, select one of:
  - EPI\_GPMODE\_ASIZE\_NONE sets no address bus.
  - EPI\_GPMODE\_ASIZE\_4 sets an address bus size of 4 bits.
  - EPI\_GPMODE\_ASIZE\_12 sets an address bus size of 12 bits.
  - EPI\_GPMODE\_ASIZE\_20 sets an address bus size of 20 bits.
- Data bus size, select one of:
  - EPI\_GPMODE\_DSIZE\_8 sets a data bus size of 8 bits.
  - EPI\_GPMODE\_DSIZE\_16 sets a data bus size of 16 bits.
  - EPI\_GPMODE\_DSIZE\_24 sets a data bus size of 24 bits.
  - EPI\_GPMODE\_DSIZE\_32 sets a data bus size of 32 bits.

The parameter *ui32FrameCount* is the number of clocks used to form the framing signal, if the framing signal is used. The behavior depends on whether the frame signal is a pulse or a 50/50 duty cycle. This value is not used if the framing signal is not enabled with the option **EPI\_GPMODE\_FRAMEPIN**.

The parameter *ui32MaxWait* is used if the external clock enable is turned on with the **EPI\_GPMODE\_CLKENA** option is used. In the case that external clock enable is used, this parameter determines the maximum number of clocks to wait when the external clock enable signal is holding off a transaction. A value of 0 means to wait forever. If a non-zero value is used and exceeded, an interrupt occurs and the transaction aborted.

# **Returns:**

None.

# 10.2.1.3 ROM\_EPIConfigHB16CSSet

Sets the individual chip select configuration for the Host-bus 16 interface.

# Prototype:

```
void
ROM_EPIConfigHB16CSSet(uint32_t ui32Base,
```

uint32\_t ui32CS, uint32\_t ui32Config)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIConfigHB16CSSet is a function pointer located at ROM\_EPITABLE[25].

## Parameters:

*ui32Base* is the EPI module base address. *ui32CS* is the chip select value to configure. *ui32Config* is the configuration settings.

## **Description:**

This function is used to configure individual chip select settings for the Host-bus 16 interface mode. ROM\_EPIConfigHB16Set() must have been set up with the EPI\_HB16\_CSBAUD flag for the individual chip select configuration option to be available.

The *ui32Base* parameter is the base address for the EPI hardware module. The *ui32CS* parameter specifies the chip select to configure and has a valid range of 0-3. The parameter *ui32Config* is the logical OR the following:

- Host-bus 16 submode, select one of:
  - EPI\_HB16\_MODE\_ADMUX sets data and address muxed, AD[15:0].
  - EPI\_HB16\_MODE\_ADDEMUX sets up data and address separate, D[15:0].
  - EPI\_HB16\_MODE\_SRAM same as EPI\_HB8\_MODE\_ADDEMUX, but uses address switch for multiple reads instead of OEn strobing, D[15:0].
  - **EPI\_HB16\_MODE\_FIFO** adds XFIFO with sense of XFIFO full and XFIFO empty, D[15:0]. This is only available on CS0n and CS1n.
- **EPI\_HB16\_WRHIGH** sets active high write strobe, otherwise it is active low.
- **EPI\_HB16\_RDHIGH** sets active high read strobe, otherwise it is active low.
- Write wait state when EPI\_HB16\_BAUD is used, select one of:
  - EPI\_HB16\_WRWAIT\_0 sets write wait state to 2 EPI clocks (default).
  - EPI\_HB16\_WRWAIT\_1 sets write wait state to 4 EPI clocks.
  - EPI HB16 WRWAIT 2 sets write wait state to 6 EPI clocks.
  - EPI\_HB16\_WRWAIT\_3 sets write wait state to 8 EPI clocks.
- Read wait state when EPI\_HB16\_BAUD is used, select one of:
  - EPI\_HB16\_RDWAIT\_0 sets read wait state to 2 EPI clocks (default).
  - EPI HB16 RDWAIT 1 sets read wait state to 4 EPI clocks.
  - EPI HB16 RDWAIT 2 sets read wait state to 6 EPI clocks.
  - EPI HB16 RDWAIT 3 sets read wait state to 8 EPI clocks.
- EPI HB16 ALE HIGH sets the address latch active high (default).
- EPI\_HB16\_ALE\_LOW sets address latch active low.
- EPI\_HB16\_BURST\_TRAFFIC enables burst traffic. Only valid with EPI\_HB16\_MODE\_ADMUX and a chip select configuration that utilizes an ALE.

# Note:

The availability of the unique chip select configuration within the Host-bus 16 interface mode varies based on the Tiva part in use. Please consult the data sheet to determine if this feature is available.

# Returns:

None.

# 10.2.1.4 ROM\_EPIConfigHB16Set

Configures the interface for Host-bus 16 operation.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIConfigHB16Set is a function pointer located at ROM\_EPITABLE[6].

# Parameters:

ui32Base is the EPI module base address.

ui32Config is the interface configuration.

*ui32MaxWait* is the maximum number of external clocks to wait if a FIFO ready signal is holding off the transaction.

# **Description:**

This function is used to configure the interface when used in Host-bus 16 operation as chosen with the function ROM\_EPIModeSet(). The parameter *ui32Config* is the logical OR of the following:

- Host-bus 16 submode, select one of:
  - EPI\_HB16\_MODE\_ADMUX sets data and address muxed, AD[15:0].
  - EPI\_HB16\_MODE\_ADDEMUX sets up data and address as separate, D[15:0].
  - EPI\_HB16\_MODE\_SRAM sets as EPI\_HB16\_MODE\_ADDEMUX but uses address switch for multiple reads instead of OEn strobing, D[15:0].
  - EPI\_HB16\_MODE\_FIFO addes XFIFO controls with sense of XFIFO full and XFIFO empty, D[15:0]. This submode uses no address or ALE.
- EPI\_HB16\_USE\_TXEMPTY enables TXEMPTY signal with FIFO.
- EPI\_HB16\_USE\_RXFULL enables RXFULL signal with FIFO.
- EPI HB16 WRHIGH use active high write strobe, otherwise it is active low.
- **EPI\_HB16\_RDHIGH** use active high read strobe, otherwise it is active low.
- Write wait state, select one of:
  - EPI\_HB16\_WRWAIT\_0 sets write wait state to 2 EPI clocks.
  - EPI\_HB16\_WRWAIT\_1 sets write wait state to 4 EPI clocks.
  - EPI\_HB16\_WRWAIT\_2 sets write wait state to 6 EPI clocks.
  - EPI\_HB16\_WRWAIT\_3 sets write wait state to 8 EPI clocks.
- Read wait state, select one of:
  - EPI\_HB16\_RDWAIT\_0 sets read wait state to 2 EPI clocks.
  - EPI\_HB16\_RDWAIT\_1 sets read wait state to 4 EPI clocks.
  - EPI\_HB16\_RDWAIT\_2 sets read wait state to 6 EPI clocks.
  - EPI\_HB16\_RDWAIT\_3 sets read wait state to 8 EPI clocks.
- EPI\_HB16\_WORD\_ACCESS use Word Access mode to route bytes to the correct byte lanes allowing data to be stored in bits [31:16]. If absent, all data transfers use bits [15:0].

**EPI\_HB16\_WORD\_ACCESS** is not available on all parts. Please consult the data sheet to determine if this feature is available.

- EPI\_HB16\_CLOCK\_GATE\_IDLE holds the EPI clock low when no data is available to read or write.
- EPI\_HB16\_CLOCK\_INVERT inverts the EPI clock.
- **EPI\_HB16\_IN\_READY\_EN** sets EPIS032 as a ready/stall signal, active high.
- EPI\_HB16\_IN\_READY\_EN\_INVERTED sets EPIS032 as ready/stall signal, active low.
- Address latch logic, select one of:
  - EPI\_HB16\_ALE\_HIGH sets the address latch active high (default).
  - EPI\_HB16\_ALE\_LOW sets address latch active low.
- EPI\_HB16\_BURST\_TRAFFIC enables burst traffic. Only valid with EPI\_HB16\_MODE\_ADMUX and a chip select configuration that utilizes an ALE.
- EPI\_HB16\_BSEL enables byte selects. In this mode, two EPI signals operate as byte selects allowing 8-bit transfers. If this flag is not specified, data must be read and written using only 16-bit transfers.
- EPI\_HB16\_CSBAUD use different baud rates when accessing devices on each chip select. CSOn uses the baud rate specified by the lower 16 bits of the divider passed to ROM\_EPIDividerSet() and CS1n uses the divider passed in the upper 16 bits. If this option is absent, both chip selects use the baud rate resulting from the divider in the lower 16 bits of the parameter passed to ROM\_EPIDividerSet().

In addition, CS2n and CS3n are supported for a total of 4 chip selects. If **EPI\_HB16\_CSBAUD** is configured, ROM\_EPIDividerCSSet() should be used to to configure the divider for CS2n and CS3n. They both also use the lower 16 bits passed to ROM\_EPIDividerSet() if this option is absent.

The use of **EPI\_HB16\_CSBAUD** also allows for unque chip select configurations. CS0n, CS1n, CS2n, and CS3n can each be configured by calling **ROM\_EPIConfigHB16CSSet()** if **EPI\_HB16\_CSBAUD** is used. Otherwise, the configuration provided in *ui32Config* is used for all chip selects.

- Chip select configuration, select one of:
  - EPI\_HB16\_CSCFG\_CS sets EPIS030 to operate as a chip select signal.
  - EPI\_HB16\_CSCFG\_ALE sets EPIS030 to operate as an address latch (ALE).
  - EPI\_HB16\_CSCFG\_DUAL\_CS sets EPIS030 to operate as CS0n and EPIS027 as CS1n with the asserted chip select determined from the most significant address bit for the respective external address map.
  - EPI\_HB16\_CSCFG\_ALE\_DUAL\_CS sets EPIS030 as an address latch (ALE), EPIS027 as CS0n and EPIS026 as CS1n with the asserted chip select determined from the most significant address bit for the respective external address map.
  - EPI\_HB16\_CSCFG\_ALE\_SINGLE\_CS sets EPIS030 to operate as an address latch (ALE) and EPIS027 is used as a chip select.
  - EPI\_HB16\_CSCFG\_QUAD\_CS sets EPIS030 as CS0n, EPIS027 as CS1n, EPIS034 as CS2n and EPIS033 as CS3n.
  - EPI\_HB16\_CSCFG\_ALE\_QUAD\_CS sets EPIS030 as an address latch (ALE), EPIS026 as CS0n, EPIS027 as CS1n, EPIS034 as CS2n and EPIS033 as CS3n.

The availability of EPI\_HB16\_CSCFG\_ALE\_SINGLE\_CS, EPI\_HB16\_CSCFG\_QUAD\_CS, and EPI\_HB16\_CSFCG\_ALE\_QUAD\_CS functionality varies based on the Tiva part in use. Please consult the data sheet to determine if these! features are available.

The parameter *ui32MaxWait* is used if the FIFO mode is chosen. If a FIFO is used along with RXFULL or TXEMPTY ready signals, then this parameter determines the maximum number of clocks to wait when the transaction is being held off by by the FIFO using one of these ready signals. A value of 0 means to wait forever.

# Note:

Availability of configuration options varies based on the Tiva part in use. Please consult the data sheet to determine if the features desired are available.

# Returns:

None.

# 10.2.1.5 ROM\_EPIConfigHB16TimingSet

Sets the individual chip select timing settings for the Host-bus 16 interface.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIConfigHB16TimingSet is a function pointer located at ROM\_EPITABLE[27].

# Parameters:

*ui32Base* is the EPI module base address. *ui32CS* is the chip select value to configure. *ui32Config* is the configuration settings.

# **Description:**

This function is used to set individual chip select timings for the Host-bus 16 interface mode.

The *ui32Base* parameter is the base address for the EPI hardware module. The *ui32CS* parameter specifies the chip select to configure and has a valid range of 0-3. The parameter *ui32Config* is the logical OR of the following:

- Input ready stall delay, select one of:
  - EPI\_HB16\_IN\_READY\_DELAY\_1 sets the stall on input ready (EPIS032) to start 1 EPI clock after signaled.
  - EPI\_HB16\_IN\_READY\_DELAY\_2 sets the stall on input ready (EPIS032) to start 2 EPI clocks after signaled.
  - EPI\_HB16\_IN\_READY\_DELAY\_3 sets the stall on input ready (EPIS032) to start 3 EPI clocks after signaled.
- PSRAM size limitation, select one of:

- EPI\_HB16\_PSRAM\_NO\_LIMIT defines no row size limitation.
- EPI\_HB16\_PSRAM\_128 defines the PSRAM row size to 128 bytes.
- EPI HB16 PSRAM 256 defines the PSRAM row size to 256 bytes.
- EPI HB16 PSRAM 512 defines the PSRAM row size to 512 bytes.
- EPI\_HB16\_PSRAM\_1024 defines the PSRAM row size to 1024 bytes.
- EPI\_HB16\_PSRAM\_2048 defines the PSRAM row size to 2048 bytes.
- EPI HB16 PSRAM 4096 defines the PSRAM row size to 4096 bytes.
- EPI\_HB16\_PSRAM\_8192 defines the PSRAM row size to 8192 bytes.
- Host bus transfer delay, select one of:
  - EPI\_HB16\_CAP\_WIDTH\_1 defines the inter-transfer capture width to create a delay of 1 EPI clock.
  - EPI\_HB16\_CAP\_WIDTH\_2 defines the inter-transfer capture width to create a delay of 2 EPI clocks.
- Write wait state timing reduction, select one of:
  - EPI\_HB16\_WRWAIT\_MINUS\_DISABLE disables the additional write wait state reduction.
  - EPI\_HB16\_WRWAIT\_MINUS\_ENABLE enables a 1 EPI clock write wait state reduction.
- Read wait state timing reduction, select one of:
  - EPI\_HB16\_RDWAIT\_MINUS\_DISABLE disables the additional read wait state reduction.
  - EPI\_HB16\_RDWAIT\_MINUS\_ENABLE enables a 1 EPI clock read wait state reduction.

The availability of unique chip select timings within Host-bus 16 interface mode varies based on the Tiva part in use. Please consult the data sheet to determine if this feature is available.

# **Returns:**

None.

# 10.2.1.6 ROM\_EPIConfigHB8CSSet

Sets the individual chip select configuration for the Host-bus 8 interface.

# Prototype:

void

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIConfigHB8CSSet is a function pointer located at ROM\_EPITABLE[24].

# **Parameters:**

ui32Base is the EPI module base address.

*ui32CS* is the chip select value to configure. *ui32Config* is the configuration settings.

#### **Description:**

This function is used to configure individual chip select settings for the Host-bus 8 interface mode. ROM\_EPIConfigHB8Set() must have been set up with the EPI\_HB8\_CSBAUD flag for the individual chip select configuration option to be available.

The *ui32Base* parameter is the base address for the EPI hardware module. The *ui32CS* parameter specifies the chip select to configure and has a valid range of 0-3. The parameter *ui32Config* is the logical OR of the following:

- Host-bus 8 submode, select one of:
  - EPI\_HB8\_MODE\_ADMUX sets data and address muxed, AD[7:0].
  - EPI\_HB8\_MODE\_ADDEMUX sets up data and address separate, D[7:0].
  - EPI\_HB8\_MODE\_SRAM as EPI\_HB8\_MODE\_ADDEMUX, but uses address switch for multiple reads instead of OEn strobing, D[7:0].
  - EPI\_HB8\_MODE\_FIFO adds XFIFO with sense of XFIFO full and XFIFO empty, D[7:0]. This is only available for CS0n and CS1n.
- EPI\_HB8\_WRHIGH sets active high write strobe, otherwise it is active low.
- EPI\_HB8\_RDHIGH sets active high read strobe, otherwise it is active low.
- Write wait state when EPI\_HB8\_BAUD is used, select one of:
  - EPI\_HB8\_WRWAIT\_0 sets write wait state to 2 EPI clocks (default).
  - EPI\_HB8\_WRWAIT\_1 sets write wait state to 4 EPI clocks.
  - EPI\_HB8\_WRWAIT\_2 sets write wait state to 6 EPI clocks.
  - EPI\_HB8\_WRWAIT\_3 sets write wait state to 8 EPI clocks.
- Read wait state when EPI\_HB8\_BAUD is used, select one of:
  - EPI\_HB8\_RDWAIT\_0 sets read wait state to 2 EPI clocks (default).
  - EPI\_HB8\_RDWAIT\_1 sets read wait state to 4 EPI clocks.
  - EPI HB8 RDWAIT 2 sets read wait state to 6 EPI clocks.
  - EPI\_HB8\_RDWAIT\_3 sets read wait state to 8 EPI clocks.
- EPI\_HB8\_ALE\_HIGH sets the address latch active high (default).
- EPI\_HB8\_ALE\_LOW sets address latch active low.

#### Note:

The availability of a unique chip select configuration within Host-bus 8 interface mode varies based on the Tiva part in use. Please consult the data sheet to determine if this feature is available.

#### Returns:

None.

# 10.2.1.7 ROM\_EPIConfigHB8Set

Configures the interface for Host-bus 8 operation.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIConfigHB8Set is a function pointer located at ROM\_EPITABLE[5].

# Parameters:

ui32Base is the EPI module base address.

ui32Config is the interface configuration.

*ui32MaxWait* is the maximum number of external clocks to wait if a FIFO ready signal is holding off the transaction, 0-255.

# **Description:**

This function is used to configure the interface when used in host-bus 8 operation as chosen with the function ROM\_EPIModeSet(). The parameter *ui32Config* is the logical OR of the following:

- Host-bus 8 submode, select one of:
  - EPI\_HB8\_MODE\_ADMUX sets data and address muxed, AD[7:0]
  - EPI\_HB8\_MODE\_ADDEMUX sets up data and address separate, D[7:0]
  - EPI\_HB8\_MODE\_SRAM as EPI\_HB8\_MODE\_ADDEMUX, but uses address switch for multiple reads instead of OEn strobing, D[7:0]
  - EPI\_HB8\_MODE\_FIFO adds XFIFO with sense of XFIFO full and XFIFO empty, D[7:0]
- EPI\_HB8\_USE\_TXEMPTY enables TXEMPTY signal with FIFO
- EPI\_HB8\_USE\_RXFULL enables RXFULL signal with FIFO
- EPI\_HB8\_WRHIGH sets active high write strobe, otherwise it is active low
- EPI\_HB8\_RDHIGH sets active high read strobe, otherwise it is active low
- Write wait state when EPI\_HB8\_BAUD is used, select one of:
  - EPI\_HB8\_WRWAIT\_0 sets write wait state to 2 EPI clocks (default)
  - EPI\_HB8\_WRWAIT\_1 sets write wait state to 4 EPI clocks
  - EPI\_HB8\_WRWAIT\_2 sets write wait state to 6 EPI clocks
  - EPI\_HB8\_WRWAIT\_3 sets write wait state to 8 EPI clocks
- Read wait state when EPI\_HB8\_BAUD is used, select one of:
  - EPI\_HB8\_RDWAIT\_0 sets read wait state to 2 EPI clocks (default)
  - EPI\_HB8\_RDWAIT\_1 sets read wait state to 4 EPI clocks
  - EPI\_HB8\_RDWAIT\_2 sets read wait state to 6 EPI clocks
  - EPI\_HB8\_RDWAIT\_3 sets read wait state to 8 EPI clocks
- EPI\_HB8\_CLOCK\_GATE\_IDLE sets the EPI clock to be held low when no data is available to read or write
- EPI\_HB8\_CLOCK\_INVERT inverts the EPI clock
- EPI\_HB8\_IN\_READY\_EN sets EPIS032 as a ready/stall signal, active high
- EPI\_HB8\_IN\_READY\_EN\_INVERT sets EPIS032 as ready/stall signal, active low
- **EPI\_HB8\_ALE\_HIGH** sets the address latch active high (default)
- EPI\_HB8\_ALE\_LOW sets address latch active low
- EPI\_HB8\_CSBAUD use different baud rates when accessing devices on each chip select. CSOn uses the baud rate specified by the lower 16 bits of the divider passed to ROM\_EPIDividerSet() and CS1n uses the divider passed in the upper 16 bits. If this option is absent, both chip selects use the baud rate resulting from the divider in the lower 16 bits of the parameter passed to ROM\_EPIDividerSet().

In addition, CS2n and CS3n are supported for a total of 4 chip selects. If **EPI\_HB8\_CSBAUD** is configured, ROM\_EPIDividerCSSet() should be used to to configure the divider for CS2n and CS3n. They both also use the lower 16 bits passed to ROM\_EPIDividerSet() if this option is absent.

The use of **EPI\_HB8\_CSBAUD** also allows for unique chip select configurations. CS0n, CS1n, CS2n, and CS3n can each be configured by calling **ROM\_EPIConfigHB8CSSet()** if **EPI\_HB8\_CSBAUD** is used. Otherwise, the configuration provided in *ui32Config* is used for all chip selects enabled.

- Chip select configuration, select one of:
  - EPI\_HB8\_CSCFG\_CS sets EPIS030 to operate as a chip select signal
  - EPI\_HB8\_CSCFG\_ALE sets EPIS030 to operate as an address latch (ALE)
  - EPI\_HB8\_CSCFG\_DUAL\_CS sets EPIS030 to operate as CS0n and EPIS027 as CS1n with the asserted chip select determined from the most significant address bit for the respective external address map
  - EPI\_HB8\_CSCFG\_ALE\_DUAL\_CS sets EPIS030 as an address latch (ALE), EPIS027 as CS0n and EPIS026 as CS1n with the asserted chip select determined from the most significant address bit for the respective external address map
  - EPI\_HB8\_CSCFG\_ALE\_SINGLE\_CS sets EPIS030 to operate as an address latch (ALE) and EPIS027 is used as a chip select
  - EPI\_HB8\_CSCFG\_QUAD\_CS sets EPIS030 as CS0n, EPIS027 as CS1n, EPIS034 as CS2n and EPIS033 as CS3n
  - EPI\_HB8\_CSCFG\_ALE\_QUAD\_CS sets EPIS030 as an address latch (ALE), EPIS026 as CS0n, EPIS027 as CS1n, EPIS034 as CS2n and EPIS033 as CS3n

The parameter *ui32MaxWait* is used if the FIFO mode is chosen. If a FIFO is used aint32\_t with RXFULL or TXEMPTY ready signals, then this parameter determines the maximum number of clocks to wait when the transaction is being held off by by the FIFO using one of these ready signals. A value of 0 means to wait forever.

#### Note:

Availability of configuration options varies based on the Tiva part in use. Please consult the data sheet to determine if the features desired are available.

#### **Returns:**

None.

# 10.2.1.8 ROM\_EPIConfigHB8TimingSet

Sets the individual chip select timing settings for the Host-bus 8 interface.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIConfigHB8TimingSet is a function pointer located at ROM\_EPITABLE[26].

# Parameters:

*ui32Base* is the EPI module base address. *ui32CS* is the chip select value to configure. *ui32Config* is the configuration settings.

# **Description:**

This function is used to set individual chip select timings for the Host-bus 8 interface mode.

The *ui32Base* parameter is the base address for the EPI hardware module. The *ui32CS* parameter specifies the chip select to configure and has a valid range of 0-3. The parameter *ui32Config* is the logical OR of the following:

- Input ready stall delay, select one of:
  - EPI\_HB8\_IN\_READY\_DELAY\_1 sets the stall on input ready (EPIS032) to start 1 EPI clock after signaled.
  - EPI\_HB8\_IN\_READY\_DELAY\_2 sets the stall on input ready (EPIS032) to start 2 EPI clocks after signaled.
  - EPI\_HB8\_IN\_READY\_DELAY\_3 sets the stall on input ready (EPIS032) to start 3 EPI clocks after signaled.
- Host bus transfer delay, select one of:
  - EPI\_HB8\_CAP\_WIDTH\_1 defines the inter-transfer capture width to create a delay of 1 EPI clock.
  - EPI\_HB8\_CAP\_WIDTH\_2 defines the inter-transfer capture width to create a delay of 2 EPI clocks.
- EPI\_HB8\_WRWAIT\_MINUS\_DISABLE disables the additional write wait state reduction.
- EPI HB8 WRWAIT MINUS ENABLE enables a 1 EPI clock write wait state reduction.
- EPI HB8 RDWAIT MINUS DISABLE disables the additional read wait state reduction.
- EPI HB8 RDWAIT MINUS ENABLE enables a 1 EPI clock read wait state reduction.

# Note:

The availability of unique chip select timings within Host-bus 8 interface mode varies based on the Tiva part in use. Please consult the data sheet to determine if this feature is available.

# **Returns:**

None.

# 10.2.1.9 ROM\_EPIConfigSDRAMSet

Configures the SDRAM mode of operation.

# Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_EPITABLE is an array of pointers located at ROM_APITABLE[23].
ROM_EPIConfigSDRAMSet is a function pointer located at ROM_EPITABLE[3].
```

# Parameters:

ui32Base is the EPI module base address.ui32Config is the SDRAM interface configuration.ui32Refresh is the refresh count in core clocks (0-2047).

## **Description:**

This function is used to configure the SDRAM interface, when the SDRAM mode is chosen with the function ROM\_EPIModeSet(). The parameter *ui32Config* is the logical OR of several sets of choices:

The processor core frequency must be specified with one of the following:

- EPI\_SDRAM\_CORE\_FREQ\_0\_15 defines core clock as 0 MHz < clk <= 15 MHz</p>
- EPI\_SDRAM\_CORE\_FREQ\_15\_30 defines core clock as 15 MHz < clk <= 30 MHz</p>
- EPI\_SDRAM\_CORE\_FREQ\_30\_50 defines core clock as 30 MHz < clk <= 50 MHz</p>
- EPI\_SDRAM\_CORE\_FREQ\_50\_100 defines core clock as 50 MHz < clk <= 100 MHz

The low power mode is specified with one of the following:

- EPI\_SDRAM\_LOW\_POWER enter low power, self-refresh state.
- **EPI\_SDRAM\_FULL\_POWER** normal operating state.

The SDRAM device size is specified with one of the following:

- EPI\_SDRAM\_SIZE\_64MBIT size is a 64 Mbit device (8 MB).
- EPI\_SDRAM\_SIZE\_128MBIT size is a 128 Mbit device (16 MB).
- EPI SDRAM SIZE 256MBIT size is a 256 Mbit device (32 MB).
- EPI SDRAM SIZE 512MBIT size is a 512 Mbit device (64 MB).

The parameter *ui16Refresh* sets the refresh counter in units of core clock ticks. It is an 11-bit value with a range of 0 - 2047 counts.

## Returns:

None.

# 10.2.1.10 ROM\_EPIDividerCSSet

Sets the clock divider for the specified CS in the EPI module.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIDividerCSSet is a function pointer located at ROM\_EPITABLE[22].

#### Parameters:

*ui32Base* is the EPI module base address. *ui32CS* is the chip select to modify and has a valid range of 0-3. ui32Divider is the value of the clock divider to be applied to the external interface (0-65535).

## **Description:**

This function sets the clock divider(s) for the specified CS that is used to determine the clock rate of the external interface. The *ui32Divider* value is used to derive the EPI clock rate from the system clock based on the following formula.

EPIClk = (Divider == 0) ? SysClk : (SysClk / (((Divider / 2) + 1) \* 2))

For example, a divider value of 1 results in an EPI clock rate of half the system clock, value of 2 or 3 yields one quarter of the system clock and a value of 4 results in one sixth of the system clock rate.

## Note:

The availability of CS2n and CS3n varies based on the Tiva part in use. Please consult the data sheet to determine if this feature is available.

## **Returns:**

None.

# 10.2.1.11 ROM\_EPIDividerSet

Sets the clock divider for the EPI module's CS0n/CS1n.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIDividerSet is a function pointer located at ROM\_EPITABLE[2].

#### **Parameters:**

ui32Base is the EPI module base address.

ui32Divider is the value of the clock divider to be applied to the external interface (0-65535).

# **Description:**

This function sets the clock divider(s) that is used to determine the clock rate of the external interface. The *ui32Divider* value is used to derive the EPI clock rate from the system clock based on the following formula.

EPIClk = (Divider == 0) ? SysClk : (SysClk / (((Divider / 2) + 1) \* 2))

For example, a divider value of 1 results in an EPI clock rate of half the system clock, value of 2 or 3 yields one quarter of the system clock and a value of 4 results in one sixth of the system clock rate.

In cases where a dual chip select mode is in use and different clock rates are required for each chip select, the *ui32Divider* parameter must contain two dividers. The lower 16 bits define the divider to be used with CS0n and the upper 16 bits define the divider for CS1n.

#### **Returns:**

None.

## 10.2.1.12 ROM\_EPIDMATxCount

Sets the transfer count for uDMA transmit operations on EPI.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIDMATxCount is a function pointer located at ROM\_EPITABLE[23].

#### **Parameters:**

*ui32Base* is the EPI module base address. *ui32Count* is the number of units to transmit by uDMA to WRFIFO.

#### **Description:**

This function is used to help configure the EPI uDMA transmit operations. A non-zero transmit count in combination with a FIFO threshold trigger asserts an EPI uDMA transmit.

#### Note:

The availability of the EPI DMA TX count varies based on the Tiva part in use. Please consult the data sheet to determine if this feature is available.

### Returns:

None.

#### 10.2.1.13 ROM\_EPIFIFOConfig

Configures the read FIFO.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIFIFOConfig is a function pointer located at ROM\_EPITABLE[16].

#### Parameters:

*ui32Base* is the EPI module base address. *ui32Config* is the FIFO configuration.

#### **Description:**

This function configures the FIFO trigger levels and error generation. The parameter *ui32Config* is the logical OR of the following:

EPI\_FIFO\_CONFIG\_WTFULLERR enables an error interrupt when a write is attempted and the write FIFO is full

- EPI\_FIFO\_CONFIG\_RSTALLERR enables an error interrupt when a read is stalled due to an interleaved write or other reason
- FIFO TX trigger level, select one of:
  - EPI\_FIFO\_CONFIG\_TX\_EMPTY sets the FIFO TX trigger level to empty.
  - EPI\_FIFO\_CONFIG\_TX\_1\_4 sets the FIFO TX trigger level to 1/4.
  - EPI\_FIFO\_CONFIG\_TX\_1\_2 sets the FIFO TX trigger level to 1/2.
  - EPI\_FIFO\_CONFIG\_TX\_3\_4 sets the FIFO TX trigger level to 3/4.
- FIFO RX trigger level, select one of:
  - EPI\_FIFO\_CONFIG\_RX\_1\_8 sets the FIFO RX trigger level to 1/8.
  - EPI\_FIFO\_CONFIG\_RX\_1\_4 sets the FIFO RX trigger level to 1/4.
  - EPI FIFO CONFIG RX 1 2 sets the FIFO RX trigger level to 1/2.
  - EPI\_FIFO\_CONFIG\_RX\_3\_4 sets the FIFO RX trigger level to 3/4.
  - EPI\_FIFO\_CONFIG\_RX\_7\_8 sets the FIFO RX trigger level to 7/8.
  - EPI\_FIFO\_CONFIG\_RX\_FULL sets the FIFO RX trigger level to full.

#### Returns:

None.

## 10.2.1.14 ROM\_EPIIntDisable

Disables EPI interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIIntDisable is a function pointer located at ROM\_EPITABLE[19].

#### Parameters:

*ui32Base* is the EPI module base address. *ui32IntFlags* is a bit mask of the interrupt sources to be disabled.

#### **Description:**

This function disables the specified EPI sources for interrupt generation. The *ui32IntFlags* parameter can be the logical OR of any of the following values:

- EPI\_INT\_TXREQ interrupt when transmit FIFO is below the trigger level.
- EPI\_INT\_RXREQ interrupt when read FIFO is above the trigger level.
- EPI\_INT\_ERR interrupt when an error condition occurrs.
- EPI\_INT\_DMA\_TX\_DONE interrupt when the transmit DMA completes.
- **EPI\_INT\_DMA\_RX\_DONE** interrupt when the read DMA completes.

#### **Returns:**

Returns None.

## 10.2.1.15 ROM\_EPIIntEnable

Enables EPI interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIIntEnable is a function pointer located at ROM\_EPITABLE[18].

#### Parameters:

*ui32Base* is the EPI module base address. *ui32IntFlags* is a bit mask of the interrupt sources to be enabled.

#### **Description:**

This function enables the specified EPI sources to generate interrupts. The *ui32IntFlags* parameter can be the logical OR of any of the following values:

- EPI\_INT\_TXREQ interrupt when transmit FIFO is below the trigger level.
- EPI\_INT\_RXREQ interrupt when read FIFO is above the trigger level.
- EPI\_INT\_ERR interrupt when an error condition occurs.
- EPI\_INT\_DMA\_TX\_DONE interrupt when the transmit DMA completes.
- **EPI\_INT\_DMA\_RX\_DONE** interrupt when the read DMA completes.

#### **Returns:**

Returns None.

## 10.2.1.16 ROM\_EPIIntErrorClear

Clears pending EPI error sources.

## Prototype:

#### -

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIIntErrorClear is a function pointer located at ROM\_EPITABLE[21].

#### Parameters:

*ui32Base* is the EPI module base address. *ui32ErrFlags* is a bit mask of the error sources to be cleared.

#### **Description:**

This function clears the specified pending EPI errors. The *ui32ErrFlags* parameter can be the logical OR of any of the following values:

- EPI\_INT\_ERR\_DMAWRIC clears the EPI\_INT\_DMA\_TX\_DONE as an interrupt source
- EPI\_INT\_ERR\_DMARDIC clears the EPI\_INT\_DMA\_RX\_DONE as an interrupt source
- EPI INT ERR WTFULL occurs when a write stalled when the transaction FIFO was full
- EPI\_INT\_ERR\_RSTALL occurs when a read stalled
- EPI\_INT\_ERR\_TIMEOUT occurs when the external clock enable held off a transaction longer than the configured maximum wait time

#### **Returns:**

Returns None.

## 10.2.1.17 ROM\_EPIIntErrorStatus

Gets the EPI error interrupt status.

#### Prototype:

```
uint32_t
ROM_EPIIntErrorStatus(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIIntErrorStatus is a function pointer located at ROM\_EPITABLE[20].

#### Parameters:

ui32Base is the EPI module base address.

#### **Description:**

This function returns the error status of the EPI. If the return value of the function ROM\_EPIIntStatus() has the flag **EPI\_INT\_ERR** set, then this function can be used to determine the cause of the error.

#### **Returns:**

Returns a bit mask of error flags, which can be the logical OR of any of the following:

- EPI\_INT\_ERR\_WTFULL occurs when a write stalled when the transaction FIFO was full
- EPI\_INT\_ERR\_RSTALL occurs when a read stalled
- EPI\_INT\_ERR\_TIMEOUT occurs when the external clock enable held off a transaction longer than the configured maximum wait time

## 10.2.1.18 ROM\_EPIIntStatus

Gets the EPI interrupt status.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIIntStatus is a function pointer located at ROM\_EPITABLE[0].

## Parameters:

ui32Base is the EPI module base address.

bMasked is set true to get the masked interrupt status, or false to get the raw interrupt status.

#### **Description:**

This function returns the EPI interrupt status. It can return either the raw or masked interrupt status.

#### **Returns:**

Returns the masked or raw EPI interrupt status, as a bit field of any of the following values:

- EPI\_INT\_TXREQ interrupt when transmit FIFO is below the trigger level.
- EPI\_INT\_RXREQ interrupt when read FIFO is above the trigger level.
- EPI\_INT\_ERR interrupt when an error condition occurrs.
- EPI\_INT\_DMA\_TX\_DONE interrupt when the transmit DMA completes.
- EPI\_INT\_DMA\_RX\_DONE interrupt when the read DMA completes.

## 10.2.1.19 ROM\_EPIModeSet

Sets the usage mode of the EPI module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIModeSet is a function pointer located at ROM\_EPITABLE[1].

#### Parameters:

ui32Base is the EPI module base address.

ui32Mode is the usage mode of the EPI module.

#### **Description:**

This functions sets the operating mode of the EPI module. The parameter *ui32Mode* must be one of the following:

- EPI\_MODE\_GENERAL use for general-purpose mode operation
- EPI\_MODE\_SDRAM use with SDRAM device
- EPI\_MODE\_HB8 use with host-bus 8-bit interface
- EPI\_MODE\_HB16 use with host-bus 16-bit interface
- EPI\_MODE\_DISABLE disable the EPI module

Selection of any of the above modes enables the EPI module, except for **EPI\_MODE\_DISABLE** which should be used to disable the module.

#### **Returns:**

None.

## 10.2.1.20 ROM\_EPINonBlockingReadAvail

Get the count of items available in the read FIFO.

#### Prototype:

```
uint32_t
ROM_EPINonBlockingReadAvail(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadAvail is a function pointer located at ROM\_EPITABLE[12].

#### Parameters:

ui32Base is the EPI module base address.

#### **Description:**

This function gets the number of items that are available to read in the read FIFO. The read FIFO is filled by a non-blocking read transaction which is configured by the functions ROM\_EPINonBlockingReadConfigure() and ROM\_EPINonBlockingReadStart().

#### **Returns:**

The number of items available to read in the read FIFO.

## 10.2.1.21 ROM\_EPINonBlockingReadConfigure

Configures a non-blocking read transaction.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadConfigure is a function pointer located at ROM\_EPITABLE[8].

#### Parameters:

ui32Base is the EPI module base address.
ui32Channel is the read channel (0 or 1).
ui32DataSize is the size of the data items to read.
ui32Address is the starting address to read.

#### **Description:**

This function is used to configure a non-blocking read channel for a transaction. Two channels are available which can be used in a ping-pong method for continuous reading. It is not necessary to use both channels to perform a non-blocking read.

The parameter *ui8DataSize* is one of **EPI\_NBCONFIG\_SIZE\_8**, **EPI\_NBCONFIG\_SIZE\_16**, or **EPI\_NBCONFIG\_SIZE\_32** for 8-bit, 16-bit, or 32-bit sized data transfers.

The parameter *ui32Address* is the starting address for the read, relative to the external device. The start of the device is address 0.

Once configured, the non-blocking read is started by calling ROM\_EPINonBlockingReadStart(). If the addresses to be read from the device are in a sequence, it is not necessary to call this function multiple times. Until it is changed, the EPI module stores the last address that was used for a non-blocking read (per channel).

#### Returns:

None.

## 10.2.1.22 ROM\_EPINonBlockingReadCount

Get the count remaining for a non-blocking transaction.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadCount is a function pointer located at ROM\_EPITABLE[11].

#### **Parameters:**

*ui32Base* is the EPI module base address. *ui32Channel* is the read channel (0 or 1).

#### **Description:**

This function gets the remaining count of items for a non-blocking read transaction.

#### Returns:

The number of items remaining in the non-blocking read transaction.

#### 10.2.1.23 ROM\_EPINonBlockingReadGet16

Read available data from the read FIFO, as 16-bit data items.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadGet16 is a function pointer located at ROM\_EPITABLE[14].

#### Parameters:

ui32Base is the EPI module base address.

ui32Count is the maximum count of items to read.

pui16Buf is the caller-supplied buffer where the read data should be stored.

#### Description:

This function reads 16-bit data items from the read FIFO and stores the values in a callersupplied buffer. The function reads and stores data from the FIFO until there is no more data in the FIFO or the maximum count is reached as specified in the parameter *ui32Count*. The actual count of items is returned.

#### Returns:

The number of items read from the FIFO.

## 10.2.1.24 ROM\_EPINonBlockingReadGet32

Read available data from the read FIFO, as 32-bit data items.

#### Prototype:

```
uint32_t
ROM_EPINonBlockingReadGet32(uint32_t ui32Base,
uint32_t ui32Count,
uint32_t *pui32Buf)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadGet32 is a function pointer located at ROM\_EPITABLE[13].

#### Parameters:

*ui32Base* is the EPI module base address. *ui32Count* is the maximum count of items to read. *pui32Buf* is the caller supplied buffer where the read data should be stored.

#### **Description:**

This function reads 32-bit data items from the read FIFO and stores the values in a callersupplied buffer. The function reads and stores data from the FIFO until there is no more data in the FIFO or the maximum count is reached as specified in the parameter *ui32Count*. The actual count of items is returned.

#### Returns:

The number of items read from the FIFO.

## 10.2.1.25 ROM\_EPINonBlockingReadGet8

Read available data from the read FIFO, as 8-bit data items.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadGet8 is a function pointer located at ROM\_EPITABLE[15].

#### Parameters:

ui32Base is the EPI module base address.ui32Count is the maximum count of items to read.pui8Buf is the caller-supplied buffer where the read data should be stored.

#### **Description:**

This function reads 8-bit data items from the read FIFO and stores the values in a callersupplied buffer. The function reads and stores data from the FIFO until there is no more data in the FIFO or the maximum count is reached as specified in the parameter *ui32Count*. The actual count of items is returned.

#### **Returns:**

The number of items read from the FIFO.

## 10.2.1.26 ROM\_EPINonBlockingReadStart

Starts a non-blocking read transaction.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadStart is a function pointer located at ROM\_EPITABLE[9].

#### Parameters:

ui32Base is the EPI module base address.ui32Channel is the read channel (0 or 1).ui32Count is the number of items to read (1-4095).

#### **Description:**

This function starts a non-blocking read that was previously configured with the function ROM\_EPINonBlockingReadConfigure(). Once this function is called, the EPI module begins reading data from the external device into the read FIFO. The EPI stops reading when the FIFO fills up and resumes reading when the application drains the FIFO, until the total specified count of data items has been read.

Once a read transaction is completed and the FIFO drained, another transaction can be started from the next address by calling this function again.

**Returns:** 

None.

## 10.2.1.27 ROM\_EPINonBlockingReadStop

Stops a non-blocking read transaction.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadStop is a function pointer located at ROM\_EPITABLE[10].

#### **Parameters:**

*ui32Base* is the EPI module base address. *ui32Channel* is the read channel (0 or 1).

#### **Description:**

This function cancels a non-blocking read transaction that is already in progress.

#### Returns:

None.

## 10.2.1.28 ROM\_EPIPSRAMConfigRegGet

Retrieves the contents of the EPI PSRAM configuration register.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIPSRAMConfigRegGet is a function pointer located at ROM\_EPITABLE[31].

#### Parameters:

*ui32Base* is the EPI module base address. *ui32CS* is the chip select target.

#### **Description:**

This function retrieves the EPI PSRAM configuration register. The register is read once the EPI PSRAM configuration register read enable signal is de-asserted.

The Host-bus 16 interface mode should be setup and ROM\_EPIPSRAMConfigRegRead() should be called prior to calling this function.

The *ui32Base* parameter is the base address for the EPI hardware module. The *ui32CS* parameter specifies the chip select to configure and has a valid range of 0-3.

#### Note:

The availability of PSRAM support varies based on the Tiva part in use. Please consult the data sheet to determine if this feature is available.

#### Returns:

none.

### 10.2.1.29 ROM\_EPIPSRAMConfigRegGetNonBlocking

Retrieves the contents of the EPI PSRAM configuration register.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIPSRAMConfigRegGetNonBlocking is a function pointer located at ROM\_EPITABLE[30].

#### Parameters:

*ui32Base* is the EPI module base address.

ui32CS is the chip select target.

*pui32CR* is the provided storage used to hold the register value.

#### **Description:**

This function copies the contents of the EPI PSRAM configuration register to the provided storage if the PSRAM read configuration register enable is no longer asserted. Otherwise the provided storage is not modified.

The Host-bus 16 interface mode should be setup and ROM\_EPIPSRAMConfigRegRead() should be called prior to calling this function.

The *ui32Base* parameter is the base address for the EPI hardware module. The *ui32CS* parameter specifies the chip select to configure and has a valid range of 0-3. The *pui32CR* parameter is a pointer to provided storage used to hold the register value.

#### Note:

The availability of PSRAM support varies based on the Tiva part in use. Please consult the data sheet to determine if this feature is available.

#### Returns:

true if the value was copied to the provided storage and false if it was not.

## 10.2.1.30 ROM\_EPIPSRAMConfigRegRead

Requests a configuration register read from the PSRAM.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIPSRAMConfigRegRead is a function pointer located at ROM\_EPITABLE[29].

#### **Parameters:**

*ui32Base* is the EPI module base address. *ui32CS* is the chip select target.

#### **Description:**

This function requests a read of the PSRAM's configuration register. The Host-bus 16 interface mode should be configured prior to calling this function. The ROM\_EPIPSRAMConfigRegGet() and ROM\_EPIPSRAMConfigRegGetNonBlocking() can be used to retrieve the configuration register value.

The *ui32Base* parameter is the base address for the EPI hardware module. The *ui32CS* parameter specifies the chip select to configure and has a valid range of 0-3.

#### Note:

The availability of PSRAM support varies based on the Tiva part in use. Please consult the data sheet to determine if this feature is available.

#### **Returns:**

none.

## 10.2.1.31 ROM\_EPIPSRAMConfigRegSet

Sets the PSRAM configuration register.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIPSRAMConfigRegSet is a function pointer located at ROM\_EPITABLE[28].

#### Parameters:

ui32Base is the EPI module base address.ui32CS is the chip select target.ui32CR is the PSRAM configuration register value.

#### **Description:**

This function sets the PSRAM's configuration register by using the PSRAM configuration register enable signal. The Host-bus 16 interface mode should be configured prior to calling this function.

The *ui32Base* parameter is the base address for the EPI hardware module. The *ui32CS* parameter specifies the chip select to configure and has a valid range of 0-3. The parameter *ui32CR* value is determined by consulting the PSRAM's data sheet.

#### Note:

The availability of PSRAM support varies based on the Tiva part in use. Please consult the data sheet to determine if this feature is available.

#### **Returns:**

None.

## 10.2.1.32 ROM\_EPIWriteFIFOCountGet

Reads the number of empty slots in the write transaction FIFO.

#### Prototype:

```
uint32_t
ROM_EPIWriteFIFOCountGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIWriteFIFOCountGet is a function pointer located at ROM\_EPITABLE[17].

#### Parameters:

ui32Base is the EPI module base address.

#### **Description:**

This function returns the number of slots available in the transaction FIFO. It can be used in a polling method to avoid attempting a write that would stall.

#### **Returns:**

The number of empty slots in the transaction FIFO.

# 11 Flash

Introduction	1	95
Functions	1	95

## 11.1 Introduction

The flash API provides a set of functions for dealing with the on-chip flash. Functions are provided to program and erase the flash, configure the flash protection, and handle the flash interrupt.

The flash is organized as a set of 16 kB blocks that can be individually erased Erasing a block causes the entire contents of the block to be reset to all ones. The memory protection registers allow for 2-kB blocks to be marked as read-only. Additionally, 16-kB blocks can be marked as execute-only, providing differing levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the processor instruction fetch mechanism, protecting the contents of those blocks from being read by either the processor or by debuggers.

The flash can be programmed on a word-by-word basis. Programming causes 1 bits to become 0 bits (where appropriate); because of this, a word can be repeatedly programmed so long as each programming operation only requires changing 1 bits to 0 bits.

The flash controller has the ability to generate an interrupt when an invalid access is attempted (such as reading from execute-only flash). This capability can be used to validate the operation of a program; the interrupt ensures that invalid accesses are not silently ignored, hiding potential bugs. The flash protection can be applied without being permanently enabled; this, along with the interrupt, allows the program to be debugged before the flash protection is permanently applied to the device (which is a non-reversible operation). An interrupt can also be generated when an erase or programming operation has completed.

## 11.2 Functions

## **Functions**

- int32\_t ROM\_FlashErase (uint32\_t ui32Address)
- void ROM\_FlashIntClear (uint32\_t ui32IntFlags)
- void ROM\_FlashIntDisable (uint32\_t ui32IntFlags)
- void ROM\_FlashIntEnable (uint32\_t ui32IntFlags)
- uint32\_t ROM\_FlashIntStatus (bool bMasked)
- int32\_t ROM\_FlashProgram (uint32\_t \*pui32Data, uint32\_t ui32Address, uint32\_t ui32Count)
- tFlashProtection ROM\_FlashProtectGet (uint32\_t ui32Address)
- int32\_t ROM\_FlashProtectSave (void)
- int32\_t ROM\_FlashProtectSet (uint32\_t ui32Address, tFlashProtection eProtect)
- int32\_t ROM\_FlashUserGet (uint32\_t \*pui32User0, uint32\_t \*pui32User1)
- int32\_t ROM\_FlashUserSave (void)
- int32\_t ROM\_FlashUserSet (uint32\_t ui32User0, uint32\_t ui32User1)

## 11.2.1 Function Documentation

## 11.2.1.1 ROM\_FlashErase

Erases a block of flash.

#### Prototype:

```
int32_t
ROM_FlashErase(uint32_t ui32Address)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashErase is a function pointer located at ROM\_FLASHTABLE[3].

#### Parameters:

ui32Address is the start address of the flash block to be erased.

#### **Description:**

This function will erase a 16 kB block of the on-chip flash. After erasing the block is filled with 0xFF bytes. Read-only and execute-only blocks cannot be erased.

This function does not return until the block has been erased.

#### **Returns:**

Returns 0 on success, or -1 if an invalid block address was specified or the block is writeprotected.

## 11.2.1.2 ROM\_FlashIntClear

Clears flash controller interrupt sources.

#### Prototype:

```
void
ROM_FlashIntClear(uint32_t ui32IntFlags)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashIntClear is a function pointer located at ROM\_FLASHTABLE[13].

#### Parameters:

ui32IntFlags is the bit mask of the interrupt sources to be cleared. Can be any of the FLASH\_INT\_PROGRAM or FLASH\_INT\_AMISC values.

#### **Description:**

The specified flash controller interrupt sources are cleared, so that they no longer assert. This function must be called in the interrupt handler to keep the interrupt from being triggered again immediately upon exit.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt

source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

#### 11.2.1.3 ROM\_FlashIntDisable

Disables individual flash controller interrupt sources.

#### Prototype:

```
void
ROM_FlashIntDisable(uint32_t ui32IntFlags)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashIntDisable is a function pointer located at ROM\_FLASHTABLE[11].

#### Parameters:

ui32IntFlags is a bit mask of the interrupt sources to be disabled. Can be any of the FLASH\_INT\_PROGRAM or FLASH\_INT\_ACCESS values.

#### **Description:**

This function disables the indicated flash controller interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### Returns:

None.

## 11.2.1.4 ROM\_FlashIntEnable

Enables individual flash controller interrupt sources.

#### Prototype:

```
void
ROM_FlashIntEnable(uint32_t ui32IntFlags)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashIntEnable is a function pointer located at ROM\_FLASHTABLE[10].

#### **Parameters:**

ui32IntFlags is a bit mask of the interrupt sources to be enabled. Can be any of the FLASH\_INT\_PROGRAM or FLASH\_INT\_ACCESS values.

## **Description:**

This function enables the indicated flash controller interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### **Returns:**

None.

## 11.2.1.5 ROM\_FlashIntStatus

Gets the current interrupt status.

#### Prototype:

```
uint32_t
ROM_FlashIntStatus(bool bMasked)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashIntStatus is a function pointer located at ROM\_FLASHTABLE[12].

#### **Parameters:**

**bMasked** is false if the raw interrupt status is required and true if the masked interrupt status is required.

#### **Description:**

This function returns the interrupt status for the flash controller. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### **Returns:**

The current interrupt status, enumerated as a bit field of **FLASH\_INT\_PROGRAM** and **FLASH\_INT\_ACCESS**.

## 11.2.1.6 ROM\_FlashProgram

Programs flash.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashProgram is a function pointer located at ROM\_FLASHTABLE[0].

#### **Parameters:**

*pui32Data* is a pointer to the data to be programmed. *ui32Address* is the starting address in flash to be programmed. Must be a multiple of four. ui32Count is the number of bytes to be programmed. Must be a multiple of four.

#### **Description:**

This function programs a sequence of words into the on-chip flash. Because the flash is programmed one word at a time, the starting address and byte count must both be multiples of four. It is up to the caller to verify the programmed contents, if such verification is required.

This function does not return until the data has been programmed.

#### **Returns:**

Returns 0 on success, or -1 if a programming error is encountered.

## 11.2.1.7 ROM\_FlashProtectGet

Gets the protection setting for a block of flash.

#### Prototype:

```
tFlashProtection
ROM_FlashProtectGet(uint32_t ui32Address)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashProtectGet is a function pointer located at ROM\_FLASHTABLE[4].

#### Parameters:

ui32Address is the start address of the flash block to be queried.

#### **Description:**

This function gets the current protection for the specified 2 kB block of flash. Each block can be read/write, read-only, or execute-only. Read/write blocks can be read, executed, erased, and programmed. Read-only blocks can be read and executed. Execute-only blocks can only be executed; processor and debugger data reads are not allowed.

#### **Returns:**

Returns the protection setting for this block. See ROM\_FlashProtectSet() for possible values.

#### 11.2.1.8 ROM\_FlashProtectSave

Saves the flash protection settings.

#### Prototype:

```
int32_t
ROM_FlashProtectSave(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashProtectSave is a function pointer located at ROM\_FLASHTABLE[6].

#### **Description:**

This function makes the currently programmed flash protection settings permanent. This is a non-reversible operation; a chip reset or power cycle does not change the flash protection.

This function does not return until the protection has been saved.

#### Returns:

Returns 0 on success, or -1 if a hardware error is encountered.

## 11.2.1.9 ROM\_FlashProtectSet

Sets the protection setting for a block of flash.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashProtectSet is a function pointer located at ROM\_FLASHTABLE[5].

#### Parameters:

ui32Address is the start address of the flash block to be protected.

*eProtect* is the protection to be applied to the block. Can be one of FlashReadWrite, FlashReadOnly, or FlashExecuteOnly.

#### **Description:**

This function sets the protection for the specified 2 kB block of flash. Blocks that are read/write can be made read-only or execute-only. Blocks that are read-only can be made execute-only. Blocks that are execute-only cannot have their protection modified. Attempts to make the block protection less stringent (that is, read-only to read/write) result in a failure (and are prevented by the hardware).

#### Note:

**FlashExecuteOnly** applies to a 16-kB block. If this setting is used, an entire 16-kB block will be affected, and not just a 2-kB block.

Changes to the flash protection are maintained only until the next reset. This protocol allows the application to be executed in the desired flash protection environment to check for inappropriate flash access (via the flash interrupt). To make the flash protection permanent, use the ROM\_FlashProtectSave() function.

#### **Returns:**

Returns 0 on success, or -1 if an invalid address or an invalid protection was specified.

## 11.2.1.10 ROM\_FlashUserGet

Gets the user registers.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashUserGet is a function pointer located at ROM\_FLASHTABLE[7].

#### **Parameters:**

**pui32User0** is a pointer to the location to store USER Register 0. **pui32User1** is a pointer to the location to store USER Register 1.

#### **Description:**

This function reads the contents of user registers (0 and 1), and stores them in the specified locations.

#### Returns:

Returns 0 on success, or -1 if a hardware error is encountered.

## 11.2.1.11 ROM\_FlashUserSave

Saves the user registers.

#### **Prototype:**

int32\_t
ROM\_FlashUserSave(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashUserSave is a function pointer located at ROM\_FLASHTABLE[9].

#### **Description:**

This function makes the currently programmed user register settings permanent. This is a non-reversible operation; a chip reset or power cycle does not change this setting.

This function does not return until the protection has been saved.

#### **Returns:**

Returns 0 on success, or -1 if a hardware error is encountered.

## 11.2.1.12 ROM\_FlashUserSet

Sets the user registers.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashUserSet is a function pointer located at ROM\_FLASHTABLE[8].

#### **Parameters:**

ui32User0 is the value to store in USER Register 0.ui32User1 is the value to store in USER Register 1.

#### **Description:**

This function sets the contents of the user registers (0 and 1) to the specified values.

#### **Returns:**

Returns 0 on success, or -1 if a hardware error is encountered.

# 12 Floating-Point Unit (FPU)

ntroduction	203
PI Functions	204

## 12.1 Introduction

The floating-point unit (FPU) driver provides methods for manipulating the behavior of the floatingpoint unit in the Cortex-M processor. By default, the floating-point is disabled and must be enabled prior to the execution of any floating-point instructions. If a floating-point instruction is executed when the floating-point unit is disabled, a NOCP usage fault is generated. This feature can be used by an RTOS, for example, to keep track of which tasks actually use the floating-point unit, and therefore only perform floating-point context save/restore on task switches that involve those tasks.

There are three methods of handling the floating-point context when the processor executes an interrupt handler: it can do nothing with the floating-point context, it can always save the floating-point context, or it can perform a lazy save/restore of the floating-point context. If nothing is done with the floating-point context, the interrupt stack frame is identical to a Cortex-M processor that does not have a floating-point unit, containing only the volatile registers of the integer unit. This method is useful for applications where the floating-point unit is used by the main thread of execution, but not in any of the interrupt handlers. By not saving the floating-point context, stack usage is reduced and interrupt latency is kept to a minimum.

Alternatively, the floating-point context can always be saved onto the stack. This method allows floating-point operations to be performed inside interrupt handlers without any special precautions, at the expense of increased stack usage (for the floating-point context) and increased interrupt latency (due to the additional writes to the stack). The advantage to this method is that the stack frame always contains the floating-point context when inside an interrupt handler.

The default handling of the floating-point context is to perform a lazy save/restore. When an interrupt is taken, space is reserved on the stack for the floating-point context but the context is not written. This method keeps the interrupt latency to a minimum because only the integer state is written to the stack. Then, if a floating-point instruction is executed from within the interrupt handler, the floating-point context is written to the stack prior to the execution of the floating-point instruction. Finally, upon return from the interrupt, the floating-point context is restored from the stack only if it was written. Using lazy save/restore provides a blend between fast interrupt response and the ability to use floating-point instructions in the interrupt handler.

The floating-point unit can generate an interrupt when one of several exceptions occur. The exceptions are underflow, overflow, divide by zero, invalid operation, input denormal, and inexact exception. The application can optionally choose to enable one or more of these interrupts and use the interrupt handler to decide upon a course of action to be taken in each case.

The behavior of the floating-point unit can also be adjusted, specifying the format of half-precision floating-point values, the handle of NaN values, the flush-to-zero mode (which sacrifices full IEEE compliance for execution speed), and the rounding mode for results.

## 12.2 API Functions

## **Functions**

- void ROM\_FPUDisable (void)
- void ROM\_FPUEnable (void)
- void ROM\_FPUFlushToZeroModeSet (uint32\_t ui32Mode)
- void ROM\_FPUHalfPrecisionModeSet (uint32\_t ui32Mode)
- void ROM\_FPULazyStackingEnable (void)
- void ROM\_FPUNaNModeSet (uint32\_t ui32Mode)
- void ROM\_FPURoundingModeSet (uint32\_t ui32Mode)
- void ROM\_FPUStackingDisable (void)
- void ROM\_FPUStackingEnable (void)

## 12.2.1 Function Documentation

## 12.2.1.1 ROM\_FPUDisable

Disables the floating-point unit.

## Prototype:

```
void
ROM_FPUDisable(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FPUTABLE is an array of pointers located at ROM\_APITABLE[26]. ROM\_FPUDisable is a function pointer located at ROM\_FPUTABLE[1].

#### **Description:**

This function disables the floating-point unit, preventing floating-point instructions from executing (generating a NOCP usage fault instead).

## Returns:

None.

## 12.2.1.2 ROM\_FPUEnable

Enables the floating-point unit.

## Prototype:

```
void
ROM_FPUEnable(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FPUTABLE is an array of pointers located at ROM\_APITABLE[26]. ROM\_FPUEnable is a function pointer located at ROM\_FPUTABLE[0].

#### **Description:**

This function enables the floating-point unit, allowing the floating-point instructions to be executed. This function must be called prior to performing any hardware floating-point operations; failure to do so results in a NOCP usage fault.

#### **Returns:**

None.

## 12.2.1.3 ROM\_FPUFlushToZeroModeSet

Selects the flush-to-zero mode.

#### Prototype:

```
void
ROM_FPUFlushToZeroModeSet(uint32_t ui32Mode)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FPUTABLE is an array of pointers located at ROM\_APITABLE[26]. ROM\_FPUFlushToZeroModeSet is a function pointer located at ROM\_FPUTABLE[2].

#### **Parameters:**

ui32Mode is the flush-to-zero mode; which is either FPU\_FLUSH\_TO\_ZERO\_DIS or FPU\_FLUSH\_TO\_ZERO\_EN.

#### **Description:**

This function enables or disables the flush-to-zero mode of the floating-point unit. When disabled (the default), the floating-point unit is fully IEEE compliant. When enabled, values close to zero are treated as zero, greatly improving the execution speed at the expense of some accuracy (as well as IEEE compliance).

#### Note:

Unless this function is called prior to executing any floating-point instructions, the default mode is used.

#### Returns:

None.

## 12.2.1.4 ROM\_FPUHalfPrecisionModeSet

Selects the format of half-precision floating-point values.

#### Prototype:

```
void
ROM_FPUHalfPrecisionModeSet(uint32_t ui32Mode)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_FPUTABLE is an array of pointers located at ROM_APITABLE[26].
ROM_FPUHalfPrecisionModeSet is a function pointer located at ROM_FPUTABLE[3].
```

#### Parameters:

*ui32Mode* is the format for half-precision floating-point values, which is either **FPU\_HALF\_IEEE** or **FPU\_HALF\_ALTERNATE**.

#### **Description:**

This function selects between the IEEE half-precision floating-point representation and the Cortex-M processor alternative representation. The alternative representation has a larger range but does not have a way to encode infinity (positive or negative) or NaN (quiet or signaling). The default setting is the IEEE format.

#### Note:

Unless this function is called prior to executing any floating-point instructions, the default mode is used.

#### Returns:

None.

## 12.2.1.5 ROM\_FPULazyStackingEnable

Enables the lazy stacking of floating-point registers.

#### Prototype:

```
void
ROM_FPULazyStackingEnable(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FPUTABLE is an array of pointers located at ROM\_APITABLE[26]. ROM\_FPULazyStackingEnable is a function pointer located at ROM\_FPUTABLE[4].

#### **Description:**

This function enables the lazy stacking of floating-point registers s0-s15 when an interrupt is handled. When lazy stacking is enabled, space is reserved on the stack for the floating-point context, but the floating-point state is not saved. If a floating-point instruction is executed from within the interrupt context, the floating-point context is first saved into the space reserved on the stack. On completion of the interrupt handler, the floating-point context is only restored if it was saved (as the result of executing a floating-point instruction).

This method provides a compromise between fast interrupt response (because the floatingpoint state is not saved on interrupt entry) and the ability to use floating-point in interrupt handlers (because the floating-point state is saved if floating-point instructions are used).

#### Returns:

None.

## 12.2.1.6 ROM\_FPUNaNModeSet

#### Selects the NaN mode.

#### Prototype:

```
void
ROM_FPUNaNModeSet(uint32_t ui32Mode)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FPUTABLE is an array of pointers located at ROM\_APITABLE[26]. ROM\_FPUNaNModeSet is a function pointer located at ROM\_FPUTABLE[5].

#### Parameters:

ui32Mode is the mode for NaN results; which is either FPU\_NAN\_PROPAGATE or FPU\_NAN\_DEFAULT.

#### **Description:**

This function selects the handling of NaN results during floating-point computations. NaNs can either propagate (the default), or they can return the default NaN.

#### Note:

Unless this function is called prior to executing any floating-point instructions, the default mode is used.

#### Returns:

None.

## 12.2.1.7 ROM\_FPURoundingModeSet

Selects the rounding mode for floating-point results.

#### Prototype:

```
void
ROM_FPURoundingModeSet(uint32_t ui32Mode)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FPUTABLE is an array of pointers located at ROM\_APITABLE[26]. ROM\_FPURoundingModeSet is a function pointer located at ROM\_FPUTABLE[6].

#### Parameters:

ui32Mode is the rounding mode.

#### **Description:**

This function selects the rounding mode for floating-point results. After a floating-point operation, the result is rounded toward the specified value. The default mode is **FPU\_ROUND\_NEAREST**.

The following rounding modes are available (as specified by *ui32Mode*):

- FPU\_ROUND\_NEAREST round toward the nearest value
- FPU\_ROUND\_POS\_INF round toward positive infinity
- FPU\_ROUND\_NEG\_INF round toward negative infinity
- FPU\_ROUND\_ZERO round toward zero

#### Note:

Unless this function is called prior to executing any floating-point instructions, the default mode is used.

#### **Returns:**

None.

## 12.2.1.8 ROM\_FPUStackingDisable

Disables the stacking of floating-point registers.

#### Prototype:

void
ROM\_FPUStackingDisable(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FPUTABLE is an array of pointers located at ROM\_APITABLE[26]. ROM\_FPUStackingDisable is a function pointer located at ROM\_FPUTABLE[7].

#### Description:

This function disables the stacking of floating-point registers s0-s15 when an interrupt is handled. When floating-point context stacking is disabled, floating-point operations performed in an interrupt handler destroy the floating-point context of the main thread of execution.

#### Returns:

None.

## 12.2.1.9 ROM\_FPUStackingEnable

Enables the stacking of floating-point registers.

#### Prototype:

void
ROM\_FPUStackingEnable(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FPUTABLE is an array of pointers located at ROM\_APITABLE[26]. ROM\_FPUStackingEnable is a function pointer located at ROM\_FPUTABLE[8].

#### **Description:**

This function enables the stacking of floating-point registers s0-s15 when an interrupt is handled. When enabled, space is reserved on the stack for the floating-point context and the floating-point state is saved into this stack space. Upon return from the interrupt, the floatingpoint context is restored.

If the floating-point registers are not stacked, floating-point instructions cannot be safely executed in an interrupt handler because the values of s0-s15 are not likely to be preserved for the interrupted code. On the other hand, stacking the floating-point registers increases the stacking operation from 8 words to 26 words, also increasing the interrupt response latency.

#### **Returns:**

None.

# 13 GPIO

Introduction	
Functions	

## 13.1 Introduction

The GPIO module provides control for up to eight independent GPIO pins (the actual number present depend upon the GPIO port and part number). Each pin has the following capabilities:

- Can be configured as an input or an output. On reset, GPIOs default to being an input.
- In input mode, can generate interrupts on high level, low level, rising edge, falling edge, or both edges.
- In output mode, can be configured for 2-mA, 4-mA, 6-mA, 8-mA, 10-mA, or 12-mA drive strength. The 8-mA drive strength configuration has optional slew rate control to limit the rise and fall times of the signal. On reset, GPIOs default to 2-mA drive strength.
- Optional weak pull-up or pull-down resistors. On reset, GPIOS default to no pull-up or pulldown resistors.
- Optional open-drain operation. On reset, GPIOs default to standard push/pull operation.
- Can be configured to be a GPIO or a peripheral pin. On reset, the default is GPIOs. Note that not all pins on all parts have peripheral functions, in which case the pin is only useful as a GPIO (that is, when configured for peripheral function the pin does not do anything useful).

Most of the GPIO functions can operate on more than one GPIO pin (within a single module) at a time. The *ui8Pins* parameter to these functions is used to specify the pins that are affected; only the GPIO pins corresponding to the bits in this parameter that are set are affected (where pin 0 is bit 0, pin 1 1 in bit 1, and so on). For example, if *ui8Pins* is 0x09, then pins 0 and 3 are affected by the function.

This protocol is most useful for the ROM\_GPIOPinRead() and ROM\_GPIOPinWrite() functions; a read returns only the values of the requested pins (with the other pin values masked out) and a write only affects the requested pins simultaneously (that is, the state of multiple GPIO pins can be changed at the same time). This data masking for the GPIO pin state occurs in the hardware; a single read or write is issued to the hardware, which interprets some of the address bits as an indication of the GPIO pins to operate on (and therefore the ones to not affect). See the part data sheet for details of the GPIO data register address-based bit masking.

For functions that have a *ui8Pin* (singular) parameter, only a single pin is affected by the function. In this case, the value specifies the pin number (that is, 0 through 7).

## 13.2 Functions

## Functions

- void ROM\_GPIOADCTriggerDisable (uint32\_t ui32Port, uint8\_t ui8Pins)
- void ROM\_GPIOADCTriggerEnable (uint32\_t ui32Port, uint8\_t ui8Pins)

■ uint32 t ROM GPIODirModeGet (uint32 t ui32Port, uint8 t ui8Pin)
■ void ROM GPIODirModeSet (uint32 t ui32Port, uint8 t ui8Pins, uint32 t ui32PinIO)
void ROM_GPIODMATriggerDisable (uint32_t ui32Port, uint8_t ui8Pins)
void ROM_GPIODMATriggerEnable (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM_GPIOIntClear (uint32_t ui32Port, uint32_t ui32IntFlags)
■ void ROM_GPIOIntDisable (uint32_t ui32Port, uint32_t ui32IntFlags)
■ void ROM GPIOIntEnable (uint32 t ui32Port, uint32 t ui32IntFlags)
■ uint32_t ROM_GPIOIntStatus (uint32_t ui32Port, bool bMasked)
■ uint32 t ROM GPIOIntTypeGet (uint32 t ui32Port, uint8 t ui8Pin)
■ void ROM_GPI0IntTypeSet (uint32_t ui32Port, uint8_t ui8Pins, uint32_t ui32IntType)
■ void ROM_GPIOPadConfigGet (uint32_t ui32Port, uint8_t ui8Pin, uint32_t *pui32Strength,
uint32_t *pui32PinType)
■ void ROM_GPIOPinConfigure (uint32_t ui32PinConfig)
■ int32_t ROM_GPIOPinRead (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM GPIOPinTypeADC (uint32 t ui32Port, uint8 t ui8Pins)
■ endif if CIR void ROM GPIOPinTypeCIR (uint32 t ui32Port, uint8 t ui8Pins)
■ void ROM_GPIOPinTypeComparator (uint32_t ui32Port, uint8_t ui8Pins)
■ if FAN void ROM_GPIOPinTypeFan (uint32_t ui32Port, uint8_t ui8Pins)
endif void ROM GPIOPinTypeGPIOInput (uint32 t ui32Port, uint8 t ui8Pins)
void ROM_GPIOPinTypeGPIOOutput (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM_GPIOPinTypeGPIOOutputOD (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM_GPIOPinTypeI2C (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM_GPIOPinTypel2CSCL (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM_GPIOPinTypeKBColumn (uint32_t ui32Port, uint8_t ui8Pins)
■ if KBSCAN void ROM GPIOPinTypeKBRow (uint32 t ui32Port, uint8 t ui8Pins)
■ void ROM_GPIOPinTypeOneWire (uint32_t ui32Port, uint8_t ui8Pins)
■ if PECI void ROM_GPIOPinTypePECIAnalog (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM_GPIOPinTypePECIRx (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM_GPIOPinTypePECITx (uint32_t ui32Port, uint8_t ui8Pins)
endif if PS2 void ROM_GPIOPinTypePS2 (uint32_t ui32Port, uint8_t ui8Pins)
■ endif void ROM GPIOPinTypePWM (uint32 t ui32Port, uint8 t ui8Pins)
■ void ROM_GPIOPinTypeQEI (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM GPIOPinTypeSSI (uint32 t ui32Port, uint8 t ui8Pins)
■ void ROM_GPIOPinTypeTimer (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM_GPIOPinTypeUART (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM_GPIOPinTypeUSBAnalog (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM_GPIOPinTypeUSBDigital (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM_GPIOPinTypeWakeHigh (uint32_t ui32Port, uint8_t ui8Pins)
■ void ROM GPIOPinTypeWakeLow (uint32 t ui32Port, uint8 t ui8Pins)
endif uint32_t ROM_GPIOPinWakeStatus (uint32_t ui32Port)
■ void ROM GPIOPinWrite (uint32 t ui32Port, uint8 t ui8Pins, uint8 t ui8Val)

# 13.2.1 Function Documentation

## 13.2.1.1 ROM\_GPIOADCTriggerDisable

Disable a GPIO pin as a trigger to start an ADC capture.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOADCTriggerDisable is a function pointer located at ROM\_GPIOTABLE[34].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

This function disables a GPIO pin to be used as a trigger to start an ADC sequence. This function can be used to disable this feature if it was enabled via a call to ROM GPIOADCTriggerEnable().

#### Note:

This function is not available on all devices, consult the data sheet to ensure that the device you are using supports GPIO ADC Control.

#### Returns:

None.

## 13.2.1.2 ROM\_GPIOADCTriggerEnable

Enables a GPIO pin as a trigger to start an ADC capture.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOADCTriggerEnable is a function pointer located at ROM\_GPIOTABLE[33].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

This function enables a GPIO pin to be used as a trigger to start an ADC sequence. Any GPIO pin can be configured to be an external trigger for an ADC sequence. The GPIO pin still generates interrupts if the interrupt is enabled for the selected pin. To enable the use of a GPIO pin to trigger the ADC module, the ADCSequenceConfigure() function must be called with the **ADC\_TRIGGER\_EXTERNAL** parameter.

#### Note:

This function is not available on all devices, consult the data sheet to ensure that the device you are using supports GPIO ADC Control.

Returns: None.

## 13.2.1.3 ROM\_GPIODirModeGet

Gets the direction and mode of a pin.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIODirModeGet is a function pointer located at ROM\_GPIOTABLE[2].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pin* is the pin number.

#### **Description:**

This function gets the direction and control mode for a specified pin on the selected GPIO port. The pin can be configured as either an input or output under software control, or it can be under hardware control. The type of control and direction are returned as an enumerated data type.

#### Returns:

Returns one of the enumerated data types described for ROM\_GPIODirModeSet().

#### 13.2.1.4 ROM\_GPIODirModeSet

Sets the direction and mode of the specified pin(s).

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIODirModeSet is a function pointer located at ROM\_GPIOTABLE[1].

#### Parameters:

*ui32Port* is the base address of the GPIO port*ui8Pins* is the bit-packed representation of the pin(s).*ui32PinIO* is the pin direction and/or mode.

#### **Description:**

This function configures the specified pin(s) on the selected GPIO port as either input or output under software control, or it configures the pin to be under hardware control.

The parameter *ui32PinIO* is an enumerated data type that can be one of the following values:

- GPIO\_DIR\_MODE\_IN
- GPIO\_DIR\_MODE\_OUT
- GPIO\_DIR\_MODE\_HW

where **GPIO\_DIR\_MODE\_IN** specifies that the pin is programmed as a software controlled input, **GPIO\_DIR\_MODE\_OUT** specifies that the pin is programmed as a software controlled output, and **GPIO\_DIR\_MODE\_HW** specifies that the pin is placed under hardware control.

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

GPIOPadConfigSet() must also be used to configure the corresponding pad(s) in order for them to propagate the signal to/from the GPIO.

#### Returns:

None.

## 13.2.1.5 ROM\_GPIODMATriggerDisable

Disables a GPIO pin as a trigger to start a DMA transaction.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIODMATriggerDisable is a function pointer located at ROM\_GPIOTABLE[32].

#### **Parameters:**

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

This function disables a GPIO pin from being used as a trigger to start a uDMA transaction. This function can be used to disable this feature if it was enabled via a call to ROM\_GPIODMATriggerEnable().

#### Note:

This function is not available on all devices, consult the data sheet to ensure that the device you are using supports GPIO DMA Control.

#### **Returns:**

None.

## 13.2.1.6 ROM\_GPIODMATriggerEnable

Enables a GPIO pin as a trigger to start a DMA transaction.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIODMATriggerEnable is a function pointer located at ROM\_GPIOTABLE[31].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

This function enables a GPIO pin to be used as a trigger to start a uDMA transaction. Any GPIO pin can be configured to be an external trigger for the uDMA. The GPIO pin still generates interrupts if the interrupt is enabled for the selected pin.

#### Note:

This function is not available on all devices, consult the data sheet to ensure that the device you are using supports GPIO DMA Control.

#### Returns:

None.

## 13.2.1.7 ROM\_GPIOIntClear

Clears the specified interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOIntClear is a function pointer located at ROM\_GPIOTABLE[51].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui32IntFlags* is the bit mask of the interrupt sources to disable.

#### **Description:**

Clears the interrupt for the specified interrupt source(s).

The ui32IntFlags parameter is the logical OR of the GPIO\_INT\_\* values.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### Returns:

None.

## 13.2.1.8 ROM\_GPIOIntDisable

Disables the specified GPIO interrupts.

#### Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOIntDisable is a function pointer located at ROM\_GPIOTABLE[52].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui32IntFlags* is the bit mask of the interrupt sources to disable.

#### **Description:**

This function disables the indicated GPIO interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter is the logical OR of any of the following:

- **GPIO\_INT\_PIN\_0** interrupt due to activity on Pin 0.
- **GPIO\_INT\_PIN\_1** interrupt due to activity on Pin 1.
- **GPIO\_INT\_PIN\_2** interrupt due to activity on Pin 2.
- GPIO\_INT\_PIN\_3 interrupt due to activity on Pin 3.
- **GPIO\_INT\_PIN\_4** interrupt due to activity on Pin 4.
- GPIO\_INT\_PIN\_5 interrupt due to activity on Pin 5.
- GPIO\_INT\_PIN\_6 interrupt due to activity on Pin 6.
- GPIO\_INT\_PIN\_7 interrupt due to activity on Pin 7.
- GPIO\_INT\_DMA interrupt due to DMA activity on this GPIO module.

#### Returns:

None.

## 13.2.1.9 ROM\_GPIOIntEnable

Enables the specified GPIO interrupts.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOIntEnable is a function pointer located at ROM\_GPIOTABLE[53].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui32IntFlags* is the bit mask of the interrupt sources to enable.

#### **Description:**

This function enables the indicated GPIO interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter is the logical OR of any of the following:

- **GPIO\_INT\_PIN\_0** interrupt due to activity on Pin 0.
- **GPIO\_INT\_PIN\_1** interrupt due to activity on Pin 1.
- **GPIO\_INT\_PIN\_2** interrupt due to activity on Pin 2.
- GPIO\_INT\_PIN\_3 interrupt due to activity on Pin 3.
- GPIO\_INT\_PIN\_4 interrupt due to activity on Pin 4.
- GPIO\_INT\_PIN\_5 interrupt due to activity on Pin 5.
- GPIO\_INT\_PIN\_6 interrupt due to activity on Pin 6.
- **GPIO\_INT\_PIN\_7** interrupt due to activity on Pin 7.
- GPIO\_INT\_DMA interrupt due to DMA activity on this GPIO module.

#### **Returns:**

None.

## 13.2.1.10 ROM\_GPIOIntStatus

Gets interrupt status for the specified GPIO port.

#### Prototype:

```
uint32_t
ROM_GPIOIntStatus(uint32_t ui32Port,
bool bMasked)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOIntStatus is a function pointer located at ROM\_GPIOTABLE[54]. **Parameters:** 

ui32Port is the base address of the GPIO port.

**bMasked** specifies whether masked or raw interrupt status is returned.

## **Description:**

If *bMasked* is set as **true**, then the masked interrupt status is returned; otherwise, the raw interrupt status is returned.

#### **Returns:**

Returns the current interrupt status for the specified GPIO module. The value returned is the logical OR of the **GPIO\_INT\_**\* values that are currently active.

# 13.2.1.11 ROM\_GPIOIntTypeGet

Gets the interrupt type for a pin.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOIntTypeGet is a function pointer located at ROM\_GPIOTABLE[4].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pin* is the pin number.

#### **Description:**

This function gets the interrupt type for a specified pin on the selected GPIO port. The pin can be configured as a falling-edge, rising-edge, or both-edges detected interrupt, or it can be configured as a low-level or high-level detected interrupt. The type of interrupt detection mechanism is returned and can include the **GPIO\_DISCRETE\_INT** flag.

#### **Returns:**

Returns one of the flags described for ROM\_GPIOIntTypeSet().

# 13.2.1.12 ROM\_GPIOIntTypeSet

Sets the interrupt type for the specified pin(s).

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOIntTypeSet is a function pointer located at ROM\_GPIOTABLE[3].

## Parameters:

ui32Port is the base address of the GPIO port.ui8Pins is the bit-packed representation of the pin(s).ui32IntType specifies the type of interrupt trigger mechanism.

#### **Description:**

This function sets up the various interrupt trigger mechanisms for the specified pin(s) on the selected GPIO port.

One of the following flags can be used to define the *ui32IntType* parameter:

- GPIO\_FALLING\_EDGE sets detection to edge and trigger to falling
- GPIO\_RISING\_EDGE sets detection to edge and trigger to rising
- GPIO\_BOTH\_EDGES sets detection to both edges
- GPIO\_LOW\_LEVEL sets detection to low level
- GPIO\_HIGH\_LEVEL sets detection to high level

In addition to the above flags, the following flag can be OR'd in to the ui32IntType parameter:

GPIO\_DISCRETE\_INT sets discrete interrupts for each pin on a GPIO port.

The **GPIO\_DISCRETE\_INT** is not available on all devices or all GPIO ports, consult the data sheet to ensure that the device and the GPIO port supports discrete interrupts.

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

In order to avoid any spurious interrupts, the user must ensure that the GPIO inputs remain stable for the duration of this function.

#### **Returns:**

None.

# 13.2.1.13 ROM\_GPIOPadConfigGet

Gets the pad configuration for a pin.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPadConfigGet is a function pointer located at ROM\_GPIOTABLE[6].

# Parameters:

ui32Port is the base address of the GPIO port.ui8Pin is the pin number.pui32Strength is a pointer to storage for the output drive strength.pui32PinType is a pointer to storage for the output drive type.

## **Description:**

This function gets the pad configuration for a specified pin on the selected GPIO port. The values returned in *pui32Strength* and *pui32PinType* correspond to the values used in GPI-OPadConfigSet(). This function also works for pin(s) configured as input pin(s); however, the only meaningful data returned is whether the pin is terminated with a pull-up or down resistor.

#### **Returns:**

None

# 13.2.1.14 ROM\_GPIOPinConfigure

Configures the alternate function of a GPIO pin.

# Prototype:

void
ROM\_GPIOPinConfigure(uint32\_t ui32PinConfig)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinConfigure is a function pointer located at ROM\_GPIOTABLE[26].

# Parameters:

*ui32PinConfig* is the pin configuration value, specified as only one of the GPIO\_P??\_??? values.

## **Description:**

This function configures the pin mux that selects the peripheral function associated with a particular GPIO pin. Only one peripheral function at a time can be associated with a GPIO pin, and each peripheral function should only be associated with a single GPIO pin at a time (despite the fact that many of them can be associated with more than one GPIO pin). To fully configure a pin, a GPIOPinType\*() function should also be called.

The available mappings are supplied on a per-device basis in pin\_map.h. The **PART\_IS\_**partno> define enables the appropriate set of defines for the device that is being used.

#### Note:

If the same signal is assigned to two different GPIO port pins, the signal is assigned to the port with the lowest letter and the assignment to the higher letter port is ignored.

#### **Returns:**

# 13.2.1.15 ROM\_GPIOPinRead

Reads the values present of the specified pin(s).

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinRead is a function pointer located at ROM\_GPIOTABLE[11].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

## **Description:**

The values at the specified pin(s) are read, as specified by *ui8Pins*. Values are returned for both input and output pin(s), and the value for pin(s) that are not specified by *ui8Pins* are set to 0.

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Returns:

Returns a bit-packed byte providing the state of the specified pin, where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on. Any bit that is not specified by *ui8Pins* is returned as a 0. Bits 31:8 should be ignored.

# 13.2.1.16 ROM\_GPIOPinTypeADC

Configures pin(s) for use as analog-to-digital converter inputs.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeADC is a function pointer located at ROM\_GPIOTABLE[23].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

The analog-to-digital converter input pins must be properly configured for the analog-to-digital peripheral to function correctly. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into an ADC input; it only configures an ADC input pin for proper operation.

#### **Returns:**

None.

# 13.2.1.17 ROM\_GPIOPinTypeCIR

Configures pin(s) for use as Consumer Infrared inputs or outputs.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeCIR is a function pointer located at ROM\_GPIOTABLE[40].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

The GPIO pins must be properly configured in order to function correctly as Consumer Infrared pins. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into a CIR pin; it only configures a CIR pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

#### **Returns:**

None.

# 13.2.1.18 ROM\_GPIOPinTypeComparator

Configures pin(s) for use as an analog comparator input.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeComparator is a function pointer located at ROM\_GPIOTABLE[13].

# Parameters:

ui32Port is the base address of the GPIO port.

ui8Pins is the bit-packed representation of the pin(s).

# **Description:**

The analog comparator input pins must be properly configured for the analog comparator to function correctly. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

## Note:

This function cannot be used to turn any pin into an analog comparator input; it only configures an analog comparator pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

# **Returns:**

None.

# 13.2.1.19 ROM\_GPIOPinTypeFan

Configures pin(s) for use by the fan module.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeFan is a function pointer located at ROM\_GPIOTABLE[35].

# Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

The fan pins must be properly configured for the fan controller to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into a fan pin; it only configures a fan pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

# Returns:

None.

# 13.2.1.20 ROM\_GPIOPinTypeGPIOInput

Configures pin(s) for use as GPIO inputs.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeGPIOInput is a function pointer located at ROM\_GPIOTABLE[14].

# **Parameters:**

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

## **Description:**

The GPIO pins must be properly configured in order to function correctly as GPIO inputs. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Returns:

None.

# 13.2.1.21 ROM\_GPIOPinTypeGPIOOutput

Configures pin(s) for use as GPIO outputs.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeGPIOOutput is a function pointer located at ROM\_GPIOTABLE[15].

# Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

# **Description:**

The GPIO pins must be properly configured in order to function correctly as GPIO outputs. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

### **Returns:**

None.

# 13.2.1.22 ROM\_GPIOPinTypeGPIOOutputOD

Configures pin(s) for use as GPIO open drain outputs.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeGPIOOutputOD is a function pointer located at ROM\_GPIOTABLE[22].

# Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

# **Description:**

The GPIO pins must be properly configured in order to function correctly as GPIO outputs. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

# **Returns:**

None.

# 13.2.1.23 ROM\_GPIOPinTypeI2C

Configures pin(s) for use by the I2C peripheral.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeI2C is a function pointer located at ROM\_GPIOTABLE[16].

### Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

The I2C pins must be properly configured for the I2C peripheral to function correctly. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into an I2C pin; it only configures an I2C pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

#### **Returns:**

None.

# 13.2.1.24 ROM\_GPIOPinTypeI2CSCL

Configures pin(s) for use as SCL by the I2C peripheral.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeI2CSCL is a function pointer located at ROM\_GPIOTABLE[39].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

The I2C pins must be properly configured for the I2C peripheral to function correctly. This function provides the proper configuration for the SCL pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into an I2C SCL pin; it only configures an I2C SCL pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

Returns: None.

# 13.2.1.25 ROM\_GPIOPinTypeKBColumn

Configures pin(s) for use as scan matrix keyboard columns (inputs).

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeKBColumn is a function pointer located at ROM\_GPIOTABLE[42].

#### Parameters:

*ui32Port* is the base address of the GPIO port.

ui8Pins is the bit-packed representation of the pin(s).

#### **Description:**

The GPIO pins must be properly configured in order to function correctly as scan matrix keyboard inputs. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into a scan matrix keyboard column pin; it only configures a scan matrix keyboard column pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

#### **Returns:**

None.

# 13.2.1.26 ROM\_GPIOPinTypeKBRow

Configures pin(s) for use as scan matrix keyboard rows (outputs).

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeKBRow is a function pointer located at ROM\_GPIOTABLE[41].

# Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

### **Description:**

The GPIO pins must be properly configured in order to function correctly as scan matrix keyboard outputs. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into a scan matrix keyboard row pin; it only configures a scan matrix keyboard row pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

#### Returns:

None.

# 13.2.1.27 ROM\_GPIOPinTypeOneWire

Configures pin(s) for use by the 1-Wire module.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeOneWire is a function pointer located at ROM\_GPIOTABLE[44].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

The 1-Wire pin must be properly configured for the 1-Wire peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into a 1-Wire pin; it only configures a 1-Wire pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

#### **Returns:**

# 13.2.1.28 ROM\_GPIOPinTypePECIAnalog

Configures a pin for analog transmit and receive use by the PECI module.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypePECIAnalog is a function pointer located at ROM\_GPIOTABLE[50].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

### **Description:**

The analog PECI pin must be properly configured for the PECI module to function correctly. This function provides a typical configuration for that pin.

The pin is specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into an analog PECI pin; it only configures a PECI pin for proper operation. Analog PECI pins are only available on some Tiva parts. Please consult the datasheet for the part you are using to determine whether PECI pins are analog or digital. Digital PECI pins must be configured using ROM\_GPIOPinTypePECIRx() and ROM\_GPIOPinTypePECITx().

#### **Returns:**

None.

# 13.2.1.29 ROM\_GPIOPinTypePECIRx

Configures a pin for receive use by the PECI module.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypePECIRx is a function pointer located at ROM\_GPIOTABLE[37].

#### **Parameters:**

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

# **Description:**

The PECI receive pin must be properly configured for the PECI module to function correctly. This function provides a typical configuration for that pin.

The pin is specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

## Note:

This function cannot be used to turn any pin into a PECI receive pin; it only configures a PECI receive pin for proper operation. Devices with flexible pin muxing also require a ROM GPIOPinConfigure() function call.

### **Returns:**

None.

# 13.2.1.30 ROM\_GPIOPinTypePECITx

Configures a pin for transmit use by the PECI module.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypePECITx is a function pointer located at ROM\_GPIOTABLE[38].

#### **Parameters:**

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

# **Description:**

The PECI transmit pin must be properly configured for the PECI module to function correctly. This function provides a typical configuration for that pin.

The pin is specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

# Note:

This function cannot be used to turn any pin into a PECI transmit pin; it only configures a PECI transmit pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

#### Returns:

# 13.2.1.31 ROM\_GPIOPinTypePS2

Configures pin(s) for use by the HIM peripheral's PS/2 module.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypePS2 is a function pointer located at ROM\_GPIOTABLE[46].

## **Parameters:**

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

The PS/2 pins must be properly configured for the PS/2 peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into a PS/2 pin; it only configures a PS/2 pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

#### **Returns:**

None.

# 13.2.1.32 ROM\_GPIOPinTypePWM

Configures pin(s) for use by the PWM peripheral.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypePWM is a function pointer located at ROM\_GPIOTABLE[17].

#### **Parameters:**

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

# **Description:**

The PWM pins must be properly configured for the PWM peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

### Note:

This function cannot be used to turn any pin into a PWM pin; it only configures a PWM pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

#### **Returns:**

None.

# 13.2.1.33 ROM\_GPIOPinTypeQEI

Configures pin(s) for use by the QEI peripheral.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeQEI is a function pointer located at ROM\_GPIOTABLE[18].

# Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

# **Description:**

The QEI pins must be properly configured for the QEI peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, not using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into a QEI pin; it only configures a QEI pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

# **Returns:**

# 13.2.1.34 ROM\_GPIOPinTypeSSI

Configures pin(s) for use by the SSI peripheral.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeSSI is a function pointer located at ROM\_GPIOTABLE[19].

# Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

The SSI pins must be properly configured for the SSI peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into a SSI pin; it only configures a SSI pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

### **Returns:**

None.

# 13.2.1.35 ROM\_GPIOPinTypeTimer

Configures pin(s) for use by the Timer peripheral.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeTimer is a function pointer located at ROM\_GPIOTABLE[20].

#### **Parameters:**

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

# **Description:**

The CCP pins must be properly configured for the timer peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

### Note:

This function cannot be used to turn any pin into a timer pin; it only configures a timer pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

#### **Returns:**

None.

# 13.2.1.36 ROM\_GPIOPinTypeUART

Configures pin(s) for use by the UART peripheral.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeUART is a function pointer located at ROM\_GPIOTABLE[21].

# Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

# **Description:**

The UART pins must be properly configured for the UART peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into a UART pin; it only configures a UART pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

# **Returns:**

# 13.2.1.37 ROM\_GPIOPinTypeUSBAnalog

Configures pin(s) for use by the USB peripheral.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeUSBAnalog is a function pointer located at ROM\_GPIOTABLE[28].

# Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

Some USB analog pins must be properly configured for the USB peripheral to function correctly. This function provides the proper configuration for any USB pin(s). This can also be used to configure the EPEN and PFAULT pins so that they are no longer used by the USB controller.

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into a USB pin; it only configures a USB pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

### **Returns:**

None.

# 13.2.1.38 ROM\_GPIOPinTypeUSBDigital

Configures pin(s) for use by the USB peripheral.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeUSBDigital is a function pointer located at ROM\_GPIOTABLE[24].

#### **Parameters:**

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

# **Description:**

Some USB digital pins must be properly configured for the USB peripheral to function correctly. This function provides a typical configuration for the digital USB pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

This function should only be used with EPEN and PFAULT pins as all other USB pins are analog in nature or are not used in devices without OTG functionality.

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This function cannot be used to turn any pin into a USB pin; it only configures a USB pin for proper operation. Devices with flexible pin muxing also require a ROM\_GPIOPinConfigure() function call.

#### Returns:

None.

# 13.2.1.39 ROM\_GPIOPinTypeWakeHigh

Configures pin(s) for use as a hibernate wake-on-high source.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeWakeHigh is a function pointer located at ROM\_GPIOTABLE[48].

#### Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

#### **Description:**

The GPIO pins must be properly configured in order to function correctly as hibernate wakehigh inputs. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Returns:

None.

# 13.2.1.40 ROM\_GPIOPinTypeWakeLow

Configures pin(s) for use as a hibernate wake-on-low source.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeWakeLow is a function pointer located at ROM\_GPIOTABLE[49].

# Parameters:

*ui32Port* is the base address of the GPIO port. *ui8Pins* is the bit-packed representation of the pin(s).

# **Description:**

The GPIO pins must be properly configured in order to function correctly as hibernate wake-low inputs. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

### **Returns:**

None.

# 13.2.1.41 ROM\_GPIOPinWakeStatus

Retrieves the wake pins status.

# Prototype:

```
endif uint32_t
ROM_GPIOPinWakeStatus(uint32_t ui32Port)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinWakeStatus is a function pointer located at ROM\_GPIOTABLE[55].

# Parameters:

ui32Port is the base address of the GPIO port.

# **Description:**

This function returns the GPIO wake pin status values. The returned bitfield shows low or high pin state via a value of 0 or 1.

#### Note:

This function is not available on all devices, consult the data sheet to ensure that the device you are using supports GPIO wake pins.

# **Returns:**

Returns the wake pin status.

# 13.2.1.42 ROM\_GPIOPinWrite

Writes a value to the specified pin(s).

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinWrite is a function pointer located at ROM\_GPIOTABLE[0].

# Parameters:

ui32Port is the base address of the GPIO port.ui8Pins is the bit-packed representation of the pin(s).ui8Val is the value to write to the pin(s).

# **Description:**

Writes the corresponding bit values to the output pin(s) specified by *ui8Pins*. Writing to a pin configured as an input pin has no effect.

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

# **Returns:**

# 14 Hibernation Module

# 14.1 Introduction

The Hibernate API provides a set of functions for using the Hibernation module on the Tiva microcontroller. The Hibernation module allows the software application to remove power from the microcontroller, and then be powered on later based on specific time or when the external **WAKE** pin is asserted. The API provides functions to configure wake conditions, manage interrupts, read status, save and restore program state information, and request hibernation mode.

Some of the features of the Hibernation module are:

- 32-bit real time clock, with 15-bit subseconds counter
- Internal low frequency oscillator
- Calendar mode for the hibernation counter
- Tamper detection and response
- Trim register for fine tuning the RTC rate
- One RTC match register for generating RTC events
- External **WAKE** pin to initiate a wake-up
- External **RST** pin and/or four GPIO port pins as alternate wake-up sources.
- Maintain GPIO state during hibernation.
- Low-battery detection
- 16 32-bit words of battery-backed memory
- Programmable interrupts for hibernation events

The Hibernation module must be enabled before it can be used. Use the ROM\_HibernateEnableExpClk() function to enable it. If a crystal is used for the clock source, then the initializing code must allow time for the crystal to stabilize after calling the ROM\_HibernateEnableExpClk() function. Refer to the device data sheet for information about crystal stabilization time. If an oscillator is used, then no delay is necessary. After the module is enabled, the clock source must be configured by calling ROM\_HibernateClockSelect().

In order to use the RTC feature of the Hibernation module, the RTC must be enabled by calling ROM\_HibernateRTCEnable(). It can be later disabled by calling ROM\_HibernateRTCDisable(). These functions can be called at any time to start and stop the RTC. The RTC value can be read or set by using the ROM\_HibernateRTCGet() and ROM\_HibernateRTCSet() functions. The match register can be read and set by using the ROM\_HibernateRTCMatchGet() and ROM\_HibernateRTCMatchGet() and ROM\_HibernateRTCMatchSet() functions. The real-time clock rate can be adjusted by using the trim register. Use the ROM\_HibernateRTCTrimGet() and ROM\_HibernateRTCTrimSet() functions for this purpose. The value of the subseconds counter can be read using ROM\_HibernateRTCSSGet(). The match value of the subseconds counter can be set and read using the ROM\_HibernateRTCSSMatchSet() and ROM\_HibernateRTCSSMatchGet() functions.

The tamper feature provides mechanisms to detect, respond to, and log system tamper events. A tamper event is detected by state transitions on select GPIOs (see processor datasheet for a list of GPIOs that support this function) or the failure of the external oscillator if used as a clock source.

The tamper GPIOs are configured to use with ROM\_HibernateTamperIOEnable() and ROM\_HibernateTamperIODisable(). None of the GPIO API functions are needed to configure the tamper GPIOs. The tamper GPIOs configured by using these functions override any configuration by GPIO APIs. The external oscillator state can be retrieved with ROM\_HibernateTamperExtOscValid(). If an external oscillator failure is detected, a recovery attempt can be triggered with ROM\_HibernateTamperExtOscRecover().

The module always reponds to a tamper event by generating a tamper event signal to the System Control module. The tamper feature can be also be configured to respond to a tamper event by clearing all or part of the hibernate memory and/or waking from hibernate via ROM\_HibernateTamperEventsConfig(). The detected events are logged with a real-time clock time stamp to allow investigation. The logged events can be managed with ROM\_HibernateTamperEventsGet() and ROM\_HibernateTamperEventsClear().

The overall status of tamper retrieved with ROM\_HibernateTamperStatusGet(). The tamper feature can be enabled and disabled with ROM\_HibernateTamperEnable() and ROM\_HibernateTamperDisable().

Application state information can be stored in the battery-backed memory of the Hibernation module when the processor is powered off. Use the ROM\_HibernateDataSet() and ROM\_HibernateDataGet() functions to access the battery-backed memory area.

The module can be configured to wake when the external **WAKE** pin is asserted, when an RTC match occurs, when the battery has reached a set level, when a GPIO pin is asserted, when the RESET pin is asserted, when a tamper even is detected, or any combination of these events. Use the ROM\_HibernateWakeSet() function to configure the wake conditions. The present configuration can be read by calling ROM\_HibernateWakeGet().

The Hibernation module can detect a low battery and signal the processor. It can also be configured to abort a hibernation request if the battery voltage is too low. Use the ROM\_HibernateLowBatSet() and ROM\_HibernateLowBatGet() functions to configure this feature. The battery level can be measured using the ROM\_HibernateBatCheckStart() and ROM\_HibernateBatCheckDone() functions.

Several functions are provided for managing interrupts. Use the ROM\_HibernateIntEnable() and ROM\_HibernateIntDisable() functions to enable and disable specific interrupt sources. The present interrupt status can be found by calling ROM\_HibernateIntStatus(). In the interrupt handler, all pending interrupts must be be cleared. Use the ROM\_HibernateIntClear() function to clear pending interrupts.

Finally, once the module is appropriately configured, the state saved, and the software application is ready to hibernate, call the ROM\_HibernateRequest() function. This function initiates the sequence to remove power from the processor. At a power-on reset, the software application can use the ROM\_HibernateIsActive() function to determine if the Hibernation module is already active and therefore does not need to be enabled. This function can provide a hint to the software that the processor is waking from hibernation instead of a cold start. The software can then use the ROM\_HibernateIntStatus() and ROM\_HibernateDataGet() functions to discover the cause of the wake and to get the saved system state.

# 14.2 Functions

# **Functions**

uint32\_t ROM\_HibernateBatCheckDone (void)

- void ROM\_HibernateBatCheckStart (void)
- int ROM\_HibernateCalendarGet (tTime \*psTime)
- void ROM\_HibernateCalendarMatchGet (uint32\_t ui32Index, tTime \*psTime)
- void ROM\_HibernateCalendarMatchSet (uint32\_t ui32Index, tTime \*psTime)
- void ROM\_HibernateCalendarSet (tTime \*psTime)
- void ROM\_HibernateClockConfig (uint32\_t ui32Config)
- void ROM\_HibernateCounterMode (uint32\_t ui32Config)
- void ROM\_HibernateDataGet (uint32\_t \*pui32Data, uint32\_t ui32Count)
- void ROM\_HibernateDataSet (uint32\_t \*pui32Data, uint32\_t ui32Count)
- void ROM\_HibernateDisable (void)
- void ROM\_HibernateEnableExpClk (uint32\_t ui32HibClk)
- void ROM\_HibernateGPIORetentionDisable (void)
- void ROM\_HibernateGPIORetentionEnable (void)
- bool ROM\_HibernateGPIORetentionGet (void)
- void ROM\_HibernateIntClear (uint32\_t ui32IntFlags)
- void ROM\_HibernateIntDisable (uint32\_t ui32IntFlags)
- void ROM\_HibernateIntEnable (uint32\_t ui32IntFlags)
- uint32\_t ROM\_HibernateIntStatus (bool bMasked)
- uint32\_t ROM\_HibernateIsActive (void)
- uint32\_t ROM\_HibernateLowBatGet (void)
- void ROM\_HibernateLowBatSet (uint32\_t ui32LowBatFlags)
- void ROM\_HibernateRequest (void)
- void ROM\_HibernateRTCDisable (void)
- void ROM\_HibernateRTCEnable (void)
- uint32\_t ROM\_HibernateRTCGet (void)
- uint32\_t ROM\_HibernateRTCMatchGet (uint32\_t ui32Match)
- void ROM\_HibernateRTCMatchSet (uint32\_t ui32Match, uint32\_t ui32Value)
- void ROM\_HibernateRTCSet (uint32\_t ui32RTCValue)
- uint32\_t ROM\_HibernateRTCSSGet (void)
- uint32\_t ROM\_HibernateRTCSSMatchGet (uint32\_t ui32Match)
- void ROM\_HibernateRTCSSMatchSet (uint32\_t ui32Match, uint32\_t ui32Value)
- uint32\_t ROM\_HibernateRTCTrimGet (void)
- void ROM\_HibernateRTCTrimSet (uint32\_t ui32Trim)
- void ROM\_HibernateTamperDisable (void)
- void ROM\_HibernateTamperEnable (void)
- void ROM\_HibernateTamperEventsClear (void)
- void ROM\_HibernateTamperEventsConfig (uint32\_t ui32Config)
- bool ROM\_HibernateTamperEventsGet (uint32\_t ui32Index, uint32\_t \*pui32RTC, uint32\_t \*pui32Event)
- void ROM\_HibernateTamperExtOscRecover (void)
- bool ROM\_HibernateTamperExtOscValid (void)
- void ROM\_HibernateTamperIODisable (uint32\_t ui32Input)
- void ROM\_HibernateTamperIOEnable (uint32\_t ui32Input, uint32\_t ui32Config)
- uint32\_t ROM\_HibernateTamperStatusGet (void)
- uint32\_t ROM\_HibernateWakeGet (void)
- void ROM\_HibernateWakeSet (uint32\_t ui32WakeFlags)

# 14.2.1 Function Documentation

# 14.2.1.1 ROM\_HibernateBatCheckDone

Returns if a forced battery check has completed.

# Prototype:

```
uint32_t
ROM_HibernateBatCheckDone(void)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATEBAtCheckDone is a function pointer located at

ROM_HIBERNATETABLE[30].
```

# **Description:**

This function returns if the forced battery check initiated by a call to the ROM\_HibernateBatCheckStart() function has completed. This function returns a non-zero value until the battery level check has completed. Once this function returns a value of zero, the hibernation module has completed the battery check and the ROM\_HibernateIntStatus() function can be used to check if the battery was low by checking if the value returned has the HIBERNATE\_INT\_LOW\_BAT set.

# **Returns:**

The value is zero when the battery level check has completed or non-zero if the check is still in process.

# 14.2.1.2 ROM\_HibernateBatCheckStart

Forces the Hibernation module to initiate a check of the battery voltage.

# Prototype:

```
void
ROM_HibernateBatCheckStart(void)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATEBAtCheckStart is a function pointer located at

ROM_HIBERNATETABLE[29].
```

# **Description:**

This function forces the Hibernation module to initiate a check of the battery voltage immediately rather than waiting for the next check interval to pass. After calling this function, the application should call the ROM\_HibernateBatCheckDone() function and wait for the function to return a zero value before calling the ROM\_HibernateIntStatus() to check if the return code has the HIBERNATE\_INT\_LOW\_BAT set. If HIBERNATE\_INT\_LOW\_BAT is set, the battery level is low. The application can also enable the HIBERNATE\_INT\_LOW\_BAT interrupt and wait for an interrupt to indicate that the battery level is low.

# Note:

A hibernation request is held off if a battery check is in progress.

Returns:

None.

# 14.2.1.3 ROM\_HibernateCalendarGet

Returns the Hibernation module's date and time in calendar mode.

# Prototype:

int

ROM\_HibernateCalendarGet(tTime \*psTime)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HibernateCalendarGet is a function pointer located at ROM\_HIBERNATETABLE[36].

## Parameters:

*psTime* is the structure that is filled with the current date and time.

#### **Description:**

This function returns the current date and time in the structure provided by the *psTime* parameter. Regardless of the calendar mode, the *psTime* parameter uses a 24-hour representation of the time. This function can only be called when the Hibernation module is configured in calendar mode using the ROM\_HibernateCounterMode() function with one of the calendar modes.

The only case where this function fails and returns a non-zero value is when the function detects that the counter is passing from the last second of the day to the first second of the next day. This exception must be handled in the application by waiting at least one second before calling again to get the updated calendar information.

#### **Returns:**

Returns zero if the time and date were read successfully and returns a non-zero value if the psTime structure was not updated.

# 14.2.1.4 ROM\_HibernateCalendarMatchGet

Returns the Hibernation module's date and time match value in calendar mode.

#### Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATECalendarMatchGet is a function pointer located at

ROM_HIBERNATETABLE[38].
```

#### Parameters:

*ui32Index* indicates which match register to access. *psTime* is the structure to fill with the current date and time match value.

## **Description:**

This function returns the current date and time match value in the structure provided by the *psTime* parameter. Regardless of the mode, the *psTime* parameter uses a 24-hour clock representation of time. This function can only be called when the Hibernation module is configured in calendar mode using the ROM\_HibernateCounterMode() function. The *ui32Index* value is reserved for future use and should always be zero.

## **Returns:**

Returns zero if the time and date match value were read successfully and returns a non-zero value if the psTime structure was not updated.

# 14.2.1.5 ROM\_HibernateCalendarMatchSet

Sets the Hibernation module's date and time match value in calendar mode.

### Prototype:

### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATECalendarMatchSet is a function pointer located at

ROM_HIBERNATETABLE[37].
```

#### Parameters:

ui32Index indicates which match register to access.

*psTime* is the structure that holds all of the information to set the current date and time match values.

#### **Description:**

This function uses the *psTime* parameter to set the current date and time match value in the Hibernation module's calendar. Regardless of the mode, the *psTime* parameter uses a 24-hour clock representation of time. This function can only be called when the Hibernation module is configured in calendar mode using the ROM\_HibernateCounterMode() function. The *ui32Index* value is reserved for future use and should always be zero.

Calendar match can be enabled for every day, every hour, every minute or every second, setting any of these fields to 0xFF causes a match for that field. For example, setting the day of month field to 0xFF results in a calendar match daily at the same time.

#### Returns:

None.

# 14.2.1.6 ROM\_HibernateCalendarSet

Sets the Hibernation module's date and time in calendar mode.

#### Prototype:

```
void
ROM_HibernateCalendarSet(tTime *psTime)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HibernateCalendarSet is a function pointer located at ROM\_HIBERNATETABLE[35].

## Parameters:

*psTime* is the structure that holds the information for the current date and time.

### **Description:**

This function uses the *psTime* parameter to set the current date and time when the Hibernation module is in calendar mode. Regardless of whether 24-hour or 12-hour mode is in use, the *psTime* structure uses a 24-hour representation of the time. This function can only be called when the hibernate counter is configured in calendar mode using the ROM\_HibernateCounterMode() function with one of the calendar modes.

### **Returns:**

None.

# 14.2.1.7 ROM\_HibernateClockConfig

Configures the clock input for the Hibernation module.

# Prototype:

```
void
ROM_HibernateClockConfig(uint32_t ui32Config)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATEClockConfig is a function pointer located at ROM\_HIBERNATETABLE[28].

#### Parameters:

ui32Config is one of the possible configuration options for the clock input listed below.

#### **Description:**

This function is used to configure the clock input for the Hibernation module. The *ui32Config* parameter can be one of the following values:

- HIBERNATE\_OSC\_DISABLE specifies that the internal oscillator is powered off. This is used when an externally supplied oscillator is connected to the XOSC0 pin or to save power when the LFIOSC is used.
- HIBERNATE\_OSC\_HIGHDRIVE specifies a higher drive strength when a 24 pF filter capacitor is used with a crystal.
- HIBERNATE\_OSC\_LOWDRIVE specifies a lower drive strength when a 12 pF filter capacitor is used with a crystal.
- HIBERNATE\_OSC\_LFIOSC will use the Hibernation module's internal low precision oscillator. Because of the low accuracy of this oscillator, this option should not be used when the system requires a real time counter.

This *ui32Config* also configures how the clock output from the hibernation is used to clock other peripherals in the system. The ALT clock settings allow clocking a subset of the peripherals. See the hibernate section in the datasheet to determine which peripherals can be clocked by

the ALT clock outputs from the hibernation module. The *ui32Config* parameter can have any combination of the following values:

- HIBERNATE\_OUT\_SYSCLK enables the hibernate clock output to the system clock.
- HIBERNATE\_OUT\_WRSTALL eanbles the automatic bus stall on writes to hibernate registers.

The **HIBERNATE\_OSC\_DISABLE** option is used to disable and power down the internal oscillator if an external clock source or no clock source is used instead of a 32.768-kHz crystal. In the case where an external crystal is used, either the **HIBERNATE\_OSC\_HIGHDRIVE** or **HIBERNATE\_OSC\_LOWDRIVE** is used. These settings optimize the oscillator drive strength to match the size of the filter capacitor that is used with the external crystal circuit. The **HIBER-NATE\_OUT\_WRSTALL** is used when the application wants writes to the Hibernation module to stall the processor instead of waiting for the write to complete in software by polling the write complete or waiting on an interrupt.

# **Returns:**

None.

# 14.2.1.8 ROM\_HibernateCounterMode

Configures the Hibernation module's internal counter mode.

## Prototype:

```
void
ROM_HibernateCounterMode(uint32_t ui32Config)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HibernateCounterMode is a function pointer located at ROM\_HIBERNATETABLE[34].

#### **Parameters:**

ui32Config is the configuration to use for the hibernation module's counter.

# **Description:**

This function configures the Hibernate module's counter mode to operate as a standard RTC counter or to operate in a calendar mode. The *ui32Config* parameter is used to provide the configuration for the counter and must include only one of the following values:

- HIBERNATE\_COUNTER\_24HR specifies 24-hour calendar mode.
- HIBERNATE\_COUNTER\_12HR specifies 12-hour AM/PM calendar mode.
- **HIBERNATE\_COUNTER\_RTC** specifies RTC counter mode.

The HibernateCalendar functions can only be called when either **HIBER-NATE\_COUNTER\_24HR** or **HIBERNATE\_COUNTER\_12HR** is specified.

# Returns:

# 14.2.1.9 ROM\_HibernateDataGet

Reads a set of data from the battery-backed memory of the Hibernation module.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATEDAtaGet is a function pointer located at ROM\_HIBERNATETABLE[19].

### Parameters:

*pui32Data* points to a location where the data that is read from the Hibernation module is stored.

ui32Count is the count of 32-bit words to read.

### **Description:**

This function retrieves a set of data from the Hibernation module battery-backed memory that was previously stored with the ROM\_HibernateDataSet() function. The caller must ensure that *pui32Data* points to a large enough memory block to hold all the data that is read from the battery-backed memory.

# **Returns:**

None.

# 14.2.1.10 ROM\_HibernateDataSet

Stores data in the battery-backed memory of the Hibernation module.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATEDataSet is a function pointer located at ROM\_HIBERNATETABLE[18].

# Parameters:

*pui32Data* points to the data that the caller wants to store in the memory of the Hibernation module.

ui32Count is the count of 32-bit words to store.

#### **Description:**

Stores a set of data in the Hibernation module battery-backed memory. This memory is preserved when the power to the processor is turned off and can be used to store application state information that is needed when the processor wakes. Up to 16 32-bit words can be stored in the battery-backed memory. The data can be restored by calling the ROM\_HibernateDataGet() function. Returns: None.

# 14.2.1.11 ROM\_HibernateDisable

Disables the Hibernation module for operation.

## Prototype:

```
void
ROM_HibernateDisable(void)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].
ROM_HibernateDisable is a function pointer located at ROM_HIBERNATETABLE[2].
```

#### **Description:**

This function disables the Hibernation module. After this function is called, none of the Hibernation module features are available.

#### **Returns:**

None.

# 14.2.1.12 ROM\_HibernateEnableExpClk

Enables the Hibernation module for operation.

# Prototype:

```
void
ROM_HibernateEnableExpClk(uint32_t ui32HibClk)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATEEnableExpClk is a function pointer located at ROM\_HIBERNATETABLE[1].

# Parameters:

ui32HibClk is the rate of the clock supplied to the Hibernation module.

#### **Description:**

This function enables the Hibernation module for operation. This function should be called before any of the Hibernation module features are used.

The peripheral clock is the same as the processor clock. This value is returned by ROM\_SysCtlClockFreqSet(), or it can be explicitly hard-coded if it is constant and known.

# **Returns:**

# 14.2.1.13 ROM\_HibernateGPIORetentionDisable

Disables GPIO retention after wake from hibernation.

# Prototype:

```
void
ROM_HibernateGPIORetentionDisable(void)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATEGPIOREtentionDisable is a function pointer located at

ROM_HIBERNATETABLE[32].
```

# **Description:**

This function disables the retention of the GPIO pin state during hibernation and allows the GPIO pins to be controlled by the system. If the ROM\_HibernateGPIORetentionEnable() function is called before entering hibernation, this function must be called after returning from hibernation to allow the GPIO pins to be controlled by GPIO module.

# **Returns:**

None.

# 14.2.1.14 ROM\_HibernateGPIORetentionEnable

Enables GPIO retention after wake from hibernation.

# Prototype:

```
void
ROM_HibernateGPIORetentionEnable(void)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATEGPIOREtentionEnable is a function pointer located at

ROM_HIBERNATETABLE[31].
```

# **Description:**

This function enables the GPIO pin state to be maintained during hibernation and remain active even when waking from hibernation. The GPIO module itself is reset upon entering hibernation and no longer controls the output pins. To maintain the current output level after waking from hibernation, the GPIO module must be reconfigured and then the ROM\_HibernateGPIORetentionDisable() function must be called to return control of the GPIO pin to the GPIO module.

# Returns:

None.

# 14.2.1.15 ROM\_HibernateGPIORetentionGet

Returns the current setting for GPIO retention.

#### Prototype:

```
bool
ROM_HibernateGPIORetentionGet(void)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATEGPIOREtentionGet is a function pointer located at

ROM_HIBERNATETABLE[33].
```

#### **Description:**

This function returns the current setting for GPIO retention in the hibernate module.

#### **Returns:**

Returns true if GPIO retention is enabled and false if GPIO retention is disabled.

# 14.2.1.16 ROM\_HibernateIntClear

Clears pending interrupts from the Hibernation module.

# Prototype:

void

```
ROM_HibernateIntClear(uint32_t ui32IntFlags)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].
ROM_HibernateIntClear is a function pointer located at ROM_HIBERNATETABLE[0].
```

#### Parameters:

ui32IntFlags is the bit mask of the interrupts to be cleared.

#### **Description:**

This function clears the specified interrupt sources. This function must be called from within the interrupt handler or else the handler is called again upon exit.

The *ui32IntFlags* parameter has the same definition as the *ui32IntFlags* parameter to the ROM\_HibernateIntEnable() function.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

# 14.2.1.17 ROM\_HibernateIntDisable

Disables interrupts for the Hibernation module.

# Prototype:

```
void
ROM_HibernateIntDisable(uint32_t ui32IntFlags)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATEIntDisable is a function pointer located at ROM\_HIBERNATETABLE[22].

## Parameters:

ui32IntFlags is the bit mask of the interrupts to be disabled.

## **Description:**

This function disables the specified interrupt sources from the Hibernation module.

The *ui32IntFlags* parameter has the same definition as the *ui32IntFlags* parameter to the ROM\_HibernateIntEnable() function.

### **Returns:**

None.

# 14.2.1.18 ROM\_HibernateIntEnable

Enables interrupts for the Hibernation module.

# Prototype:

```
void
ROM_HibernateIntEnable(uint32_t ui32IntFlags)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATEIntEnable is a function pointer located at ROM\_HIBERNATETABLE[21].

# **Parameters:**

ui32IntFlags is the bit mask of the interrupts to be enabled.

#### **Description:**

This function enables the specified interrupt sources from the Hibernation module.

The *ui32IntFlags* parameter must be the logical OR of any combination of the following:

- HIBERNATE\_INT\_WR\_COMPLETE write complete interrupt
- HIBERNATE\_INT\_PIN\_WAKE wake from pin interrupt
- HIBERNATE\_INT\_LOW\_BAT low-battery interrupt
- HIBERNATE\_INT\_RTC\_MATCH\_0 RTC match 0 interrupt
- HIBERNATE\_INT\_VDDFAIL supply failure interrupt.
- HIBERNATE\_INT\_RESET\_WAKE wake from reset pin interrupt
- HIBERNATE\_INT\_GPIO\_WAKE wake from GPIO pin interrupt

Returns:

None.

# 14.2.1.19 ROM\_HibernateIntStatus

Gets the current interrupt status of the Hibernation module.

# Prototype:

```
uint32_t
ROM_HibernateIntStatus(bool bMasked)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATEIntStatus is a function pointer located at ROM\_HIBERNATETABLE[23].

# Parameters:

**bMasked** is false to retrieve the raw interrupt status, and true to retrieve the masked interrupt status.

# **Description:**

This function returns the interrupt status of the Hibernation module. The caller can use this function to determine the cause of a hibernation interrupt. Either the masked or raw interrupt status can be returned.

## Returns:

Returns the interrupt status as a bit field with the values as described in the ROM\_HibernateIntEnable() function.

# 14.2.1.20 ROM\_HibernateIsActive

Checks to see if the Hibernation module is already powered up.

# Prototype:

```
uint32_t
ROM_HibernateIsActive(void)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATEISActive is a function pointer located at ROM\_HIBERNATETABLE[24].

#### **Description:**

This function queries the control register to determine if the module is already active. This function can be called at a power-on reset to help determine if the reset is due to a wake from hibernation or a cold start. If the Hibernation module is already active, then it does not need to be re-enabled, and its status can be queried immediately.

The software application should also use the ROM\_HibernateIntStatus() function to read the raw interrupt status to determine the cause of the wake. The ROM\_HibernateDataGet() function can be used to restore state. These combinations of functions can be used by the software to determine if the processor is waking from hibernation and the appropriate action to take as a result.

**Returns:** 

Returns true if the module is already active, and false if not.

# 14.2.1.21 ROM\_HibernateLowBatGet

Gets the currently configured low-battery detection behavior.

#### **Prototype:**

```
uint32_t
ROM_HibernateLowBatGet(void)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].
ROM_HibernateLowBatGet is a function pointer located at ROM_HIBERNATETABLE[9].
```

#### **Description:**

This function returns a value representing the currently configured low battery detection behavior.

The return value is a combination of the values described in the ROM\_HibernateLowBatSet() function.

#### **Returns:**

Returns a value indicating the configured low-battery detection.

# 14.2.1.22 ROM\_HibernateLowBatSet

Configures the low-battery detection.

#### Prototype:

```
void
ROM_HibernateLowBatSet(uint32_t ui32LowBatFlags)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATELowBatSet is a function pointer located at ROM\_HIBERNATETABLE[8].

#### Parameters:

ui32LowBatFlags specifies behavior of low-battery detection.

#### Description:

This function enables the low-battery detection and whether hibernation is allowed if a low battery is detected. If low-battery detection is enabled, then a low-battery condition is indicated in the raw interrupt status register, which can be enabled to trigger an interrupt. Optionally, hibernation can be aborted if a low battery condition is detected.

The *ui32LowBatFlags* parameter is one of the following values:

HIBERNATE\_LOW\_BAT\_DETECT - detect a low-battery condition

HIBERNATE\_LOW\_BAT\_ABORT - detect a low-battery condition and abort hibernation if low-battery is detected

The other setting in the *ui32LowBatFlags* allows the caller to set one of the following voltage level trigger values :

- HIBERNATE\_LOW\_BAT\_1\_9V voltage low level is 1.9 V
- HIBERNATE\_LOW\_BAT\_2\_1V voltage low level is 2.1 V
- HIBERNATE\_LOW\_BAT\_2\_3V voltage low level is 2.3 V
- HIBERNATE\_LOW\_BAT\_2\_5V voltage low level is 2.5 V

#### **Returns:**

None.

# 14.2.1.23 ROM\_HibernateRequest

Requests hibernation mode.

#### Prototype:

```
void
ROM_HibernateRequest(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATERequest is a function pointer located at ROM\_HIBERNATETABLE[20].

#### **Description:**

This function requests the Hibernation module to disable the external regulator, thus removing power from the processor and all peripherals. The Hibernation module remains powered from the battery or auxiliary power supply.

The Hibernation module re-enables the external regulator when one of the configured wake conditions occurs (such as RTC match or external **WAKE** pin). When the power is restored, the processor goes through a power-on reset although the Hibernation module is not reset. The processor can retrieve saved state information with the ROM\_HibernateDataGet() function. Prior to calling the function to request hibernation mode, the conditions for waking must have already been set by using the ROM\_HibernateWakeSet() function.

Note that this function may return because some time may elapse before the power is actually removed, or it may not be removed at all. For this reason, the processor continues to execute instructions for some time, and the caller should be prepared for this function to return. There are various reasons why the power may not be removed. For example, if the ROM\_HibernateLowBatSet() function was used to configure an abort if low battery is detected, then the power is not removed if the battery voltage is too low. There may be other reasons related to the external circuit design, that a request for hibernation may not actually occur.

For all these reasons, the caller must be prepared for this function to return. The simplest way to handle it is to just enter an infinite loop and wait for the power to be removed.

#### **Returns:**

None.

# 14.2.1.24 ROM\_HibernateRTCDisable

Disables the RTC feature of the Hibernation module.

#### Prototype:

void
ROM\_HibernateRTCDisable(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATETABLE is a function pointer located at ROM\_HIBERNATETABLE[5].

#### **Description:**

This function disables the RTC in the Hibernation module. After calling this function, the RTC features of the Hibernation module are not available.

#### Returns:

None.

# 14.2.1.25 ROM\_HibernateRTCEnable

Enables the RTC feature of the Hibernation module.

# Prototype:

```
void
ROM_HibernateRTCEnable(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATETABLE is a function pointer located at ROM\_HIBERNATETABLE[4].

#### **Description:**

This function enables the RTC in the Hibernation module. The RTC can be used to wake the processor from hibernation at a certain time, or to generate interrupts at certain times. This function must be called before using any of the RTC features of the Hibernation module.

#### **Returns:**

None.

# 14.2.1.26 ROM\_HibernateRTCGet

Gets the value of the real time clock (RTC) counter.

#### Prototype:

uint32\_t
ROM\_HibernateRTCGet(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATETCGet is a function pointer located at ROM\_HIBERNATETABLE[11].

#### **Description:**

This function gets the value of the RTC and returns it to the caller.

#### **Returns:**

Returns the value of the RTC counter in seconds.

# 14.2.1.27 ROM\_HibernateRTCMatchGet

Gets the value of the requested RTC match register.

#### Prototype:

```
uint32_t
ROM_HibernateRTCMatchGet(uint32_t ui32Match)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATETCMatchGet is a function pointer located at ROM\_HIBERNATETABLE[49].

#### Parameters:

ui32Match is the index of the match register.

#### **Description:**

This function gets the value of the match register for the RTC. The only value that can be used with the *ui32Match* parameter is zero, other values are reserved for future use.

#### **Returns:**

Returns the value of the requested match register.

# 14.2.1.28 ROM\_HibernateRTCMatchSet

Sets the value of the RTC match register.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATETCMatchSet is a function pointer located at ROM\_HIBERNATETABLE[50].

#### Parameters:

*ui32Match* is the index of the match register. *ui32Value* is the value for the match register.

#### **Description:**

This function sets a match register for the RTC. The Hibernation module can be configured to wake from hibernation, and/or generate an interrupt when the value of the RTC counter is the same as the match register.

Returns:

None.

# 14.2.1.29 ROM\_HibernateRTCSet

Sets the value of the real time clock (RTC) counter.

#### Prototype:

void

ROM\_HibernateRTCSet(uint32\_t ui32RTCValue)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATETCSet is a function pointer located at ROM\_HIBERNATETABLE[10].

#### Parameters:

ui32RTCValue is the new value for the RTC.

#### **Description:**

This function sets the value of the RTC. The RTC counter contains the count in seconds when a 32.768kHz clock source is in use. The RTC must be enabled by calling ROM\_HibernateRTCEnable() before calling this function.

#### Returns:

None.

# 14.2.1.30 ROM\_HibernateRTCSSGet

Returns the current value of the RTC sub second count.

#### Prototype:

```
uint32_t
ROM_HibernateRTCSSGet(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATETCSSGet is a function pointer located at ROM\_HIBERNATETABLE[27].

### **Description:**

This function returns the current value of the sub second count for the RTC in 1/32768 of a second increments.

#### **Returns:**

The current RTC sub second count in 1/32768 seconds.

# 14.2.1.31 ROM\_HibernateRTCSSMatchGet

Returns the value of the requested RTC sub second match register.

#### Prototype:

```
uint32_t
ROM_HibernateRTCSSMatchGet(uint32_t ui32Match)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATETABLE[51].

ROM_HIBERNATETABLE[51].
```

#### Parameters:

ui32Match is the index of the match register.

#### Description:

This function returns the current value of the sub second match register for the RTC. The value returned is in 1/32768 second increments. The only value that can be used with the *ui32Match* parameter is zero, other values are reserved for future use.

#### **Returns:**

Returns the value of the requested sub section match register.

# 14.2.1.32 ROM\_HibernateRTCSSMatchSet

Sets the value of the RTC sub second match register.

# Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATETABLE[52].
```

#### **Parameters:**

ui32Match is the index of the match register.

ui32Value is the value for the sub second match register.

#### **Description:**

This function sets the sub second match register for the RTC in 1/32768 of a second increments. The Hibernation module can be configured to wake from hibernation, and/or generate an interrupt when the value of the RTC counter is the same as the match combined with the sub second match register. The only value that can be used with the *ui32Match* parameter is zero, other values are reserved for future use.

# **Returns:**

None.

# 14.2.1.33 ROM\_HibernateRTCTrimGet

Gets the value of the RTC pre-divider trim register.

#### Prototype:

uint32\_t
ROM\_HibernateRTCTrimGet(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATETCTrimGet is a function pointer located at ROM\_HIBERNATETABLE[17].

#### **Description:**

This function gets the value of the pre-divider trim register. This function can be used to get the current value of the trim register prior to making an adjustment by using the ROM\_HibernateRTCTrimSet() function.

#### **Returns:**

None.

# 14.2.1.34 ROM\_HibernateRTCTrimSet

Sets the value of the RTC pre-divider trim register.

#### Prototype:

void
ROM\_HibernateRTCTrimSet(uint32\_t ui32Trim)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATETCTrimSet is a function pointer located at ROM\_HIBERNATETABLE[16].

#### Parameters:

ui32Trim is the new value for the pre-divider trim register.

#### **Description:**

This function sets the value of the pre-divider trim register. The input time source is divided by the pre-divider to achieve a one-second clock rate. Once every 64 seconds, the value of the pre-divider trim register is applied to the pre-divider to allow fine-tuning of the RTC rate, in order to make corrections to the rate. The software application can make adjustments to the pre-divider trim register to account for variations in the accuracy of the input time source. The nominal value is 0x7FFF, and it can be adjusted up or down in order to fine-tune the RTC rate.

#### Returns:

None.

# 14.2.1.35 ROM\_HibernateTamperDisable

Disables the tamper feature.

#### Prototype:

```
void
ROM_HibernateTamperDisable(void)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATETABLE[39].

ROM_HIBERNATETABLE[39].
```

#### **Description:**

This function is used to disable the tamper feature functionality. All other configuration settings are left unmodified, allowing a call to ROM\_HibernateTamperEnable() to quickly enable the tamper feature with its previous configuration.

#### **Returns:**

None.

# 14.2.1.36 ROM\_HibernateTamperEnable

Enables the tamper feature.

#### Prototype:

void
ROM\_HibernateTamperEnable(void)

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATETABLE is a function pointer located at

ROM_HIBERNATETABLE[40].
```

#### **Description:**

This function is used to enable the tamper feature functionality. This function should only be called after the global configuration is set with a call to ROM\_HibernateTamperEventsConfig() and the tamper inputs have been configured with a call to ROM\_HibernateTamperIOEnable().

#### **Returns:**

None.

# 14.2.1.37 ROM\_HibernateTamperEventsClear

Clears the tamper feature events.

# Prototype:

```
void
ROM_HibernateTamperEventsClear(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HibernateTamperEventsClear is a function pointer located at ROM\_HIBERNATETABLE[41].

#### **Description:**

This function is used to clear all tamper events. This function always clears the tamper feature event state indicator along with all tamper log entries. Logged event data should be retrieved with ROM\_HibernateTamperEventsGet() prior to requesting a event clear.

ROM\_HibernateTamperEventsClear() should be called prior to clearing the system control NMI that resulted from the tamper event.

#### Returns:

None.

# 14.2.1.38 ROM\_HibernateTamperEventsConfig

Configures the tamper feature event response.

#### Prototype:

```
void
ROM_HibernateTamperEventsConfig(uint32_t ui32Config)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATETABLETamperEventsConfig is a function pointer located at

ROM_HIBERNATETABLE[42].
```

#### Parameters:

ui32Config holds the configuration options for tamper events.

#### **Description:**

This function is used to configure the event response options for the tamper feature. The *ui32Config* parameter provides a combination of the **HIBERNATE\_TAMPER\_EVENTS\_**\* features to set these options. The application should choose from the following set of defines to determine what happens to the system when a tamper event occurs:

- HIBERNATE\_TAMPER\_EVENTS\_ERASE\_ALL\_HIB\_MEM all of the Hibernation module's battery-backed RAM is cleared due to a tamper event
- HIBERNATE\_TAMPER\_EVENTS\_ERASE\_HIGH\_HIB\_MEM the upper half of the Hibernation module's battery-backed RAM is cleared due to a tamper event
- HIBERNATE\_TAMPER\_EVENTS\_ERASE\_LOW\_HIB\_MEM the lower half of the Hibernation module's battery-backed RAM is cleared due to a tamper event
- HIBERNATE\_TAMPER\_EVENTS\_ERASE\_NO\_HIB\_MEM the Hibernation module's battery-backed RAM is not changed due to a tamper event
- HIBERNATE\_TAMPER\_EVENTS\_HIB\_WAKE a tamper event wakes the MCU from hibernation
- HIBERNATE\_TAMPER\_EVENTS\_NO\_HIB\_WAKE a tamper event does not wake the MCU from hibernation

#### **Returns:**

None.

# 14.2.1.39 ROM\_HibernateTamperEventsGet

Returns a tamper log entry.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATETABLETamperEventsGet is a function pointer located at

ROM_HIBERNATETABLE[43].
```

#### Parameters:

*ui32Index* is the index of the log entry to return. *pui32RTC* is a pointer to the memory to store the logged RTC data.

**pui32Event** is a pointer to the memory to store the logged tamper event.

#### **Description:**

This function is used to return a tamper log entry from the hibernate feature. The *ui32Index* specifies the zero-based index of the log entry to query and has a valid range of 0-3.

When this function returns, the *pui32RTC* value contains the time value and *pui32Event* parameter contains the tamper I/O event that triggered this log.

The format of the returned *pui32RTC* data is dependent on the configuration of the RTC within the Hibernation module. If the RTC is configured for counter mode, the returned data contains counted seconds from the RTC enable. If the RTC is configured for calendar mode, the data returned is formatted as follows:

++												
	31:26		25:22		21:17		16:12		11:6		5:0	
+-												-+
	year		month		day of month		hours		minutes		seconds	1
+ -												-+

The data returned in the *pui32Events* parameter could include any of the following flags:

- HIBERNATE\_TAMPER\_EVENT\_0 indicates a tamper event was triggered on I/O signal 0
- HIBERNATE\_TAMPER\_EVENT\_1 indicates a tamper event was triggered on I/O signal 1
- HIBERNATE TAMPER EVENT 2 indicates a tamper event was triggered on I/O signal 2
- HIBERNATE\_TAMPER\_EVENT\_3 indicates a tamper event was triggered on I/O signal 3
- HIBERNATE\_TAMPER\_EVENT\_XOSC indicates an external oscillator failure triggered the tamper event

#### Note:

Tamper event logs are not consumed when read and remain available until cleared. The event log will be only cleared when the hibernation module is reset.

#### **Returns:**

Returns **true** if the *pui32RTC* and *pui32Events* were updated successfully and returns **false** if the values were not updated.

# 14.2.1.40 ROM\_HibernateTamperExtOscRecover

Attempts to recover the external oscillator.

#### Prototype:

void
ROM\_HibernateTamperExtOscRecover(void)

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATETABLETABLE[45].
```

#### **Description:**

This function is used to attempt to recover the external oscillator after a **HIBER-NATE\_TAMPER\_STATUS\_EXT\_OSC\_FAILED** status is reported. This function must not be called if the external oscillator is not used as the hibernation clock input. ROM\_HibernateTamperExtOscValid() should be called before calling this function.

#### **Returns:**

None.

# 14.2.1.41 ROM\_HibernateTamperExtOscValid

Reports if the external oscillator signal is active and stable.

#### Prototype:

```
bool
ROM_HibernateTamperExtOscValid(void)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATETABLETamperExtOscValid is a function pointer located at

ROM_HIBERNATETABLE[44].
```

#### **Description:**

This function should be used to verify the external oscillator is active and valid before attempting to recover from a **HIBERNATE\_TAMPER\_STATUS\_EXT\_OSC\_FAILED** status by calling ROM\_HibernateTamperExtOscRecover().

#### **Returns:**

Returns **true** if the external oscillator is both active and stable otherwise a **false** indicator is returned.

# 14.2.1.42 ROM\_HibernateTamperIODisable

Disables an input to the tamper feature.

#### Prototype:

```
void
ROM_HibernateTamperIODisable(uint32_t ui32Input)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATETABLE[10]:

ROM_HIBERNATETABLE[46].
```

#### Parameters:

ui32Input is the tamper input to disable.

#### **Description:**

This function is used to disable an input to the tamper feature. The *ui32Input* parameter specifies the tamper signal to disable and has a valid range of 0-3.

#### Returns:

None.

# 14.2.1.43 ROM\_HibernateTamperIOEnable

Configures an input to the tamper feature.

#### Prototype:

# ROM Location:

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HIBERNATETABLE[17].

ROM_HIBERNATETABLE[47].
```

#### Parameters:

*ui32Input* is the tamper input to configure.

ui32Config holds the configuration options for a given input to the tamper feature.

#### **Description:**

This function is used to configure an input to the tamper feature. The *ui32Input* parameter specifies the tamper signal to configure and has a valid range of 0-3. The *ui32Config* parameter provides the set of tamper features in the **HIBERNATE\_TAMPER\_IO\_**\* values. The values that are valid in the *ui32Config* parameter are:

- HIBERNATE\_TAMPER\_IO\_MATCH\_SHORT configures the trigger to match after 2 hibernation clocks
- HIBERNATE\_TAMPER\_IO\_MATCH\_LONG configures the trigger to match after 3071 hibernation clocks
- HIBERNATE\_TAMPER\_IO\_WPU\_ENABLED turns on an internal weak pull up
- HIBERNATE\_TAMPER\_IO\_WPU\_DISABLED turns off an internal weak pull up
- HIBERNATE\_TAMPER\_IO\_TRIGGER\_HIGH sets the tamper event to active high

HIBERNATE\_TAMPER\_IO\_TRIGGER\_LOW sets the tamper event to active low

#### **Returns:**

None.

# 14.2.1.44 ROM\_HibernateTamperStatusGet

Returns the current tamper feature status.

#### Prototype:

```
uint32_t
ROM_HibernateTamperStatusGet(void)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_HIBERNATETABLE is an array of pointers located at ROM_APITABLE[19].

ROM_HibernateTamperStatusGet is a function pointer located at

ROM_HIBERNATETABLE[48].
```

#### **Description:**

This function is used to return the tamper feature status. This function returns one of the values from this group of options:

- HIBERNATE\_TAMPER\_STATUS\_INACTIVE indicates tamper detection is disabled
- HIBERNATE\_TAMPER\_STATUS\_ACTIVE indicates tamper detection is enabled and ready
- HIBERNATE\_TAMPER\_STATUS\_EVENT indicates tamper event was detected

In addition, one of the values is included from this group:

- HIBERNATE\_TAMPER\_STATUS\_EXT\_OSC\_INACTIVE indicates the external oscillator is not active
- HIBERNATE\_TAMPER\_STATUS\_EXT\_OSC\_ACTIVE indicates the external oscillator is active

And one of the values is included from this group:

- HIBERNATE\_TAMPER\_STATUS\_EXT\_OSC\_FAILED indicates the external oscillator signal has transitioned from valid to invalid
- HIBERNATE\_TAMPER\_STATUS\_EXT\_OSC\_VALID indicates the external oscillator is providing a valid signal

#### **Returns:**

Returns a combination of the HIBERNATE\_TAMPER\_STATUS\_\* values.

### 14.2.1.45 ROM\_HibernateWakeGet

Gets the currently configured wake conditions for the Hibernation module.

```
uint32_t
ROM_HibernateWakeGet(void)
```

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATETABLE[7].

#### **Description:**

This function returns the flags representing the wake configuration for the Hibernation module. The return value is a combination of the following flags:

- HIBERNATE\_WAKE\_PIN wake when the external wake pin is asserted
- HIBERNATE\_WAKE\_RTC wake when the RTC matches occurs
- HIBERNATE\_WAKE\_LOW\_BAT wake from hibernation due to a low-battery level being detected
- HIBERNATE\_WAKE\_GPIO wake when a GPIO pin is asserted
- HIBERNATE\_WAKE\_RESET wake when a reset pin is asserted

#### Note:

Refer the function **ROM\_HibernateTamperEventsConfig()** to wake from hibernation on a tamper event.

#### **Returns:**

Returns flags indicating the configured wake conditions.

# 14.2.1.46 ROM\_HibernateWakeSet

Configures the wake conditions for the Hibernation module.

#### Prototype:

```
void
ROM_HibernateWakeSet(uint32_t ui32WakeFlags)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_HIBERNATETABLE is an array of pointers located at ROM\_APITABLE[19]. ROM\_HIBERNATEWakeSet is a function pointer located at ROM\_HIBERNATETABLE[6].

#### Parameters:

ui32WakeFlags specifies which conditions should be used for waking.

#### **Description:**

This function enables the conditions under which the Hibernation module wakes. The *ui32WakeFlags* parameter is the logical OR of any combination of the following:

- HIBERNATE\_WAKE\_PIN wake when the external wake pin is asserted.
- **HIBERNATE\_WAKE\_RTC** wake when the RTC match occurs.
- HIBERNATE\_WAKE\_LOW\_BAT wake from hibernate due to a low-battery level being detected.
- HIBERNATE\_WAKE\_GPIO wake when a GPIO pin is asserted.
- HIBERNATE\_WAKE\_RESET wake when a reset pin is asserted.

If the **HIBERNATE\_WAKE\_GPIO** flag is set, then one of the GPIO configuration functions ROM\_GPIOPinTypeWakeHigh() or ROM\_GPIOPinTypeWakeLow() must be called to properly configure and enable a GPIO as a wake source for hibernation.

# Note:

Refer the function **ROM\_HibernateTamperEventsConfig()** to wake from hibernation on a tamper event.

**Returns:** 

None.

Hibernation Module

# 15 Inter-Integrated Circuit (I2C)

Introduction	
Functions	

# 15.1 Introduction

The Inter-Integrated Circuit (I2C) API provides a set of functions for using the Tiva I2C master and slave modules. Functions are provided to initialize the I2C modules, to send and receive data, obtain status, and to manage interrupts for the I2C modules.

The I2C master and slave modules provide the ability to communicate to other IC devices over an I2C bus. The I2C bus is specified to support devices that can both transmit and receive (write and read) data. Also, devices on the I2C bus can be designated as either a master or a slave. The Tiva I2C modules support both sending and receiving data as either a master or a slave, and also support the simultaneous operation as both a master and a slave. Finally, the Tiva I2C modules can operate at four speeds: Standard (100 kbps), Fast (400 kbps), Fast Mode Plus (1 Mbps) and High Speed (3.33 Mbps).

Both the master and slave I2C modules can generate interrupts. The I2C master module generates interrupts when a transmit or receive operation is completed (or aborted due to an error); and on some devices when a clock low timeout has occurred. The I2C slave module generates interrupts when data has been sent or requested by a master; and on some devices, when a START or STOP condition is present.

# 15.1.1 Master Operations

When using this API to drive the I2C master module, the user must first initialize the I2C master module with a call to ROM\_I2CMasterInitExpClk(). That function sets the bus speed and enables the master module.

The user may transmit or receive data after the successful initialization of the I2C master module. Data is transferred by first setting the slave address using ROM\_I2CMasterSlaveAddrSet(). That function is also used to define whether the transfer is a send (a write to the slave from the master) or a receive (a read from the slave by the master). Then, if connected to an I2C bus that has multiple masters, the Tiva I2C master must first call ROM\_I2CMasterBusBusy() before attempting to initiate the desired transaction. After determining that the bus is not busy, if trying to send data, the user must call the ROM\_I2CMasterDataPut() function. The transaction can then be initiated on the bus by calling the I2CMasterControl() function with any of the following commands:

- I2C\_MASTER\_CMD\_SINGLE\_SEND
- I2C\_MASTER\_CMD\_SINGLE\_RECEIVE
- I2C\_MASTER\_CMD\_BURST\_SEND\_START
- I2C\_MASTER\_CMD\_BURST\_RECEIVE\_START

Any of those commands results in the master arbitrating for the bus, driving the start sequence onto the bus, and sending the slave address and direction bit across the bus. The remainder of the transaction can then be driven using either a polling or interrupt-driven method.

For the single send and receive cases, the polling method involves looping on the return from ROM I2CMasterBusy(). Once that function indicates that the I2C master is no longer busy, the bus transaction has been completed and can be checked for errors using ROM\_I2CMasterErr(). If there are no errors, then the data has been sent or is ready to be read using I2CMasterDataGet(). For the burst send and receive cases, the polling method also involves calling the ROM I2CMasterControl() function for each byte transmitted or received (using either the I2C MASTER CMD BURST SEND CONT or I2C\_MASTER\_CMD\_BURST\_RECEIVE\_CONT commands), and for the last byte (using either the I2C MASTER CMD BURST SEND FINISH sent or received or I2C MASTER CMD BURST RECEIVE FINISH commands). If any error is detected during the burst transfer, the ROM I2CMasterControl() function should be called using the appropriate stop command (I2C MASTER CMD BURST SEND ERROR STOP or I2C MASTER CMD BURST RECEIVE ERROR STOP).

For the interrupt-driven transaction, the user must register an interrupt handler for the I2C devices and enable the I2C master interrupt; the interrupt occurs when the master is no longer busy.

# 15.1.2 Slave Operations

When using this API to drive the I2C slave module, the user must first initialize the I2C slave module with a call to ROM\_I2CSlaveInit(). This function enables the I2C slave module and initializes the slave's own address. After the initialization is complete, the user may poll the slave status using ROM\_I2CSlaveStatus() to determine if a master requested a send or receive operation. Depending on the type of operation requested, the user can call ROM\_I2CSlaveDataPut() or ROM\_I2CSlaveDataGet() to complete the transaction. Alternatively, the I2C slave can handle transactions using an interrupt handler.

# 15.2 Functions

# **Functions**

- uint32\_t ROM\_I2CFIFODataGet (uint32\_t ui32Base)
- uint32\_t ROM\_I2CFIFODataGetNonBlocking (uint32\_t ui32Base, uint8\_t \*pui8Data)
- void ROM\_I2CFIFODataPut (uint32\_t ui32Base, uint8\_t ui8Data)
- uint32\_t ROM\_I2CFIFODataPutNonBlocking (uint32\_t ui32Base, uint8\_t ui8Data)
- uint32\_t ROM\_I2CFIFOStatus (uint32\_t ui32Base)
- uint32\_t ROM\_I2CMasterBurstCountGet (uint32\_t ui32Base)
- void ROM\_I2CMasterBurstLengthSet (uint32\_t ui32Base, uint8\_t ui8Length)
- bool ROM\_I2CMasterBusBusy (uint32\_t ui32Base)
- bool ROM\_I2CMasterBusy (uint32\_t ui32Base)
- void ROM\_I2CMasterControl (uint32\_t ui32Base, uint32\_t ui32Cmd)
- uint32\_t ROM\_I2CMasterDataGet (uint32\_t ui32Base)
- void ROM\_I2CMasterDataPut (uint32\_t ui32Base, uint8\_t ui8Data)
- void ROM\_I2CMasterDisable (uint32\_t ui32Base)
- void ROM\_I2CMasterEnable (uint32\_t ui32Base)
- uint32\_t ROM\_I2CMasterErr (uint32\_t ui32Base)
- void ROM\_I2CMasterGlitchFilterConfigSet (uint32\_t ui32Base, uint32\_t ui32Config)

- void ROM\_I2CMasterInitExpClk (uint32\_t ui32Base, uint32\_t ui32I2CClk, bool bFast)
- void ROM\_I2CMasterIntClear (uint32\_t ui32Base)
- void ROM\_I2CMasterIntClearEx (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_I2CMasterIntDisable (uint32\_t ui32Base)
- void ROM\_I2CMasterIntDisableEx (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_I2CMasterIntEnable (uint32\_t ui32Base)
- void ROM\_I2CMasterIntEnableEx (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- bool ROM\_I2CMasterIntStatus (uint32\_t ui32Base, bool bMasked)
- uint32\_t ROM\_I2CMasterIntStatusEx (uint32\_t ui32Base, bool bMasked)
- uint32\_t ROM\_I2CMasterLineStateGet (uint32\_t ui32Base)
- void ROM\_I2CMasterSlaveAddrSet (uint32\_t ui32Base, uint8\_t ui8SlaveAddr, bool bReceive)
- void ROM\_I2CMasterTimeoutSet (uint32\_t ui32Base, uint32\_t ui32Value)
- void ROM\_I2CRxFIFOConfigSet (uint32\_t ui32Base, uint32\_t ui32Config)
- void ROM\_I2CRxFIFOFlush (uint32\_t ui32Base)
- void ROM\_I2CSIaveACKOverride (uint32\_t ui32Base, bool bEnable)
- void ROM\_I2CSIaveACKValueSet (uint32\_t ui32Base, bool bACK)
- void ROM\_I2CSIaveAddressSet (uint32\_t ui32Base, uint8\_t ui8AddrNum, uint8\_t ui8SIaveAddr)
- uint32\_t ROM\_I2CSIaveDataGet (uint32\_t ui32Base)
- void ROM\_I2CSIaveDataPut (uint32\_t ui32Base, uint8\_t ui8Data)
- void ROM\_I2CSIaveDisable (uint32\_t ui32Base)
- void ROM\_I2CSIaveEnable (uint32\_t ui32Base)
- void ROM\_I2CSIaveFIFODisable (uint32\_t ui32Base)
- void ROM\_I2CSIaveFIFOEnable (uint32\_t ui32Base, uint32\_t ui32Config)
- void ROM\_I2CSIaveInit (uint32\_t ui32Base, uint8\_t ui8SIaveAddr)
- void ROM\_I2CSIaveIntClear (uint32\_t ui32Base)
- void ROM\_I2CSIaveIntClearEx (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_I2CSIaveIntDisable (uint32\_t ui32Base)
- void ROM\_I2CSIaveIntDisableEx (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_I2CSIaveIntEnable (uint32\_t ui32Base)
- void ROM\_I2CSIaveIntEnableEx (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- bool ROM\_I2CSIaveIntStatus (uint32\_t ui32Base, bool bMasked)
- uint32\_t ROM\_I2CSIaveIntStatusEx (uint32\_t ui32Base, bool bMasked)
- uint32\_t ROM\_I2CSIaveStatus (uint32\_t ui32Base)
- void ROM\_I2CTxFIFOConfigSet (uint32\_t ui32Base, uint32\_t ui32Config)
- void ROM\_I2CTxFIFOFlush (uint32\_t ui32Base)
- void ROM\_UpdateI2C (void)

# 15.2.1 Function Documentation

# 15.2.1.1 ROM\_I2CFIFODataGet

Reads a byte from the I2C receive FIFO.

```
uint32_t
ROM_I2CFIF0DataGet(uint32_t ui32Base)
```

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CFIFODataGet is a function pointer located at ROM\_I2CTABLE[46].

#### Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

This function reads a byte of data from I2C receive FIFO. If there is no data available, this function waits until data is received before returning.

#### **Returns:**

The data byte.

# 15.2.1.2 ROM\_I2CFIFODataGetNonBlocking

Reads a byte from the I2C receive FIFO.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CFIFODataGetNonBlocking is a function pointer located at ROM\_I2CTABLE[47].

#### **Parameters:**

*ui32Base* is the base address of the I2C module. *pui8Data* is a pointer where the read data is stored.

#### **Description:**

This function reads a byte of data from I2C receive FIFO and places it in the location specified by the *pui8Data* parameter. If there is no data available, this functions returns 0.

#### Returns:

The number of elements read from the I2C receive FIFO.

# 15.2.1.3 ROM\_I2CFIFODataPut

Writes a data byte to the I2C transmit FIFO.

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CFIFODataPut is a function pointer located at ROM\_I2CTABLE[44].

# Parameters:

*ui32Base* is the base address of the I2C module. *ui8Data* is the data to be placed into the transmit FIFO.

#### **Description:**

This function adds a byte of data to the I2C transmit FIFO. If there is no space available in the FIFO, this function waits for space to become available before returning.

#### Returns:

None.

# 15.2.1.4 ROM\_I2CFIFODataPutNonBlocking

Writes a data byte to the I2C transmit FIFO.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CFIFODataPutNonBlocking is a function pointer located at ROM\_I2CTABLE[45].

#### Parameters:

*ui32Base* is the base address of the I2C module. *ui8Data* is the data to be placed into the transmit FIFO.

# **Description:**

This function adds a byte of data to the I2C transmit FIFO. If there is no space available in the FIFO, this function returns a zero.

#### **Returns:**

The number of elements added to the I2C transmit FIFO.

# 15.2.1.5 ROM\_I2CFIFOStatus

Gets the current FIFO status.

```
uint32_t
ROM_I2CFIFOStatus(uint32_t ui32Base)
```

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CFIFOStatus is a function pointer located at ROM\_I2CTABLE[43].

# Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

This function retrieves the status for both the transmit (TX) and receive (RX) FIFOs. The trigger level for the transmit FIFO is set using ROM\_I2CTxFIFOConfigSet() and for the receive FIFO using ROM\_I2CTxFIFOConfigSet().

#### Returns:

Returns the FIFO status, enumerated as a bit field containing I2C\_FIFO\_RX\_BELOW\_TRIG\_LEVEL, I2C\_FIFO\_RX\_FULL, I2C\_FIFO\_RX\_EMPTY, I2C\_FIFO\_TX\_BELOW\_TRIG\_LEVEL, I2C\_FIFO\_TX\_FULL, and I2C\_FIFO\_TX\_EMPTY.

# 15.2.1.6 ROM\_I2CMasterBurstCountGet

Returns the current value of the burst transfer counter.

#### Prototype:

```
uint32_t
ROM_I2CMasterBurstCountGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterBurstCountGet is a function pointer located at ROM\_I2CTABLE[49].

#### Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

This function returns the current value of the burst transfer counter that is used by the FIFO mechanism. Software can use this value to determine how many bytes remain in a transfer, or where in the transfer the burst operation was if an error has occurred.

#### Returns:

None.

# 15.2.1.7 ROM\_I2CMasterBurstLengthSet

Set the burst length for a I2C master FIFO operation.

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterBurstLengthSet is a function pointer located at ROM\_I2CTABLE[48].

# Parameters:

*ui32Base* is the base address of the I2C module. *ui8Length* is the length of the burst transfer.

#### **Description:**

This function configures the burst length for a I2C Master FIFO operation. The burst length is limited to 256 bytes. The burst length applies to a single I2CMCS BURST operation meaning that it specifies the burst length for only the current operation (can be TX or RX). Each burst operation must configure the burst length prior to requesting a burst operation using ROM I2CMasterControl().

#### **Returns:**

None.

# 15.2.1.8 ROM\_I2CMasterBusBusy

Indicates whether or not the I2C bus is busy.

#### Prototype:

```
bool
ROM_I2CMasterBusBusy(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterBusBusy is a function pointer located at ROM\_I2CTABLE[17].

#### **Parameters:**

ui32Base is the base address of the I2C module.

#### **Description:**

This function returns an indication of whether or not the I2C bus is busy. This function can be used in a multi-master environment to determine if another master is currently using the bus.

#### **Returns:**

Returns true if the I2C bus is busy; otherwise, returns false.

# 15.2.1.9 ROM\_I2CMasterBusy

Indicates whether or not the I2C Master is busy.

```
bool
ROM_I2CMasterBusy(uint32_t ui32Base)
```

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterBusy is a function pointer located at ROM\_I2CTABLE[16].

#### Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

This function returns an indication of whether or not the I2C Master is busy transmitting or receiving data.

#### **Returns:**

Returns true if the I2C Master is busy; otherwise, returns false.

# 15.2.1.10 ROM\_I2CMasterControl

Controls the state of the I2C Master module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterControl is a function pointer located at ROM\_I2CTABLE[18].

#### Parameters:

*ui32Base* is the base address of the I2C module. *ui32Cmd* is the command to be issued to the I2C Master module.

#### **Description:**

This function is used to control the state of the Master module send and receive operations. The *ui32Cmd* parameter can be one of the following values:

- I2C\_MASTER\_CMD\_SINGLE\_SEND
- I2C\_MASTER\_CMD\_SINGLE\_RECEIVE
- I2C\_MASTER\_CMD\_BURST\_SEND\_START
- I2C\_MASTER\_CMD\_BURST\_SEND\_CONT
- I2C\_MASTER\_CMD\_BURST\_SEND\_FINISH
- I2C\_MASTER\_CMD\_BURST\_SEND\_ERROR\_STOP
- I2C\_MASTER\_CMD\_BURST\_RECEIVE\_START
- I2C\_MASTER\_CMD\_BURST\_RECEIVE\_CONT
- I2C\_MASTER\_CMD\_BURST\_RECEIVE\_FINISH
- I2C\_MASTER\_CMD\_BURST\_RECEIVE\_ERROR\_STOP
- I2C MASTER CMD QUICK COMMAND
- I2C\_MASTER\_CMD\_HS\_MASTER\_CODE\_SEND
- I2C\_MASTER\_CMD\_FIFO\_SINGLE\_SEND
- I2C\_MASTER\_CMD\_FIFO\_SINGLE\_RECEIVE

- I2C\_MASTER\_CMD\_FIFO\_BURST\_SEND\_START
- I2C\_MASTER\_CMD\_FIFO\_BURST\_SEND\_CONT
- I2C\_MASTER\_CMD\_FIFO\_BURST\_SEND\_FINISH
- I2C MASTER CMD FIFO BURST SEND ERROR STOP
- I2C MASTER CMD FIFO BURST RECEIVE START
- I2C MASTER CMD FIFO BURST RECEIVE CONT
- I2C MASTER CMD FIFO BURST RECEIVE FINISH
- I2C MASTER CMD FIFO BURST RECEIVE ERROR STOP

**Returns:** 

None.

# 15.2.1.11 ROM\_I2CMasterDataGet

Receives a byte that has been sent to the I2C Master.

#### Prototype:

```
uint32_t
ROM_I2CMasterDataGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterDataGet is a function pointer located at ROM\_I2CTABLE[20].

#### Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

This function reads a byte of data from the I2C Master Data Register.

#### **Returns:**

Returns the byte received from by the I2C Master, cast as an uint32\_t.

# 15.2.1.12 ROM\_I2CMasterDataPut

Transmits a byte from the I2C Master.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterDataPut is a function pointer located at ROM\_I2CTABLE[0].

#### Parameters:

ui32Base is the base address of the I2C module.

ui8Data is the data to be transmitted from the I2C Master.

#### **Description:**

This function places the supplied data into I2C Master Data Register.

#### **Returns:**

None.

# 15.2.1.13 ROM\_I2CMasterDisable

Disables the I2C master block.

#### Prototype:

```
void
ROM_I2CMasterDisable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterDisable is a function pointer located at ROM\_I2CTABLE[5].

#### **Parameters:**

ui32Base is the base address of the I2C module.

#### **Description:**

This function disables operation of the I2C master block.

#### **Returns:**

None.

# 15.2.1.14 ROM\_I2CMasterEnable

Enables the I2C Master block.

#### Prototype:

void
ROM\_I2CMasterEnable(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterEnable is a function pointer located at ROM\_I2CTABLE[3].

#### Parameters:

ui32Base is the base address of the I2C module.

# **Description:**

This function enables operation of the I2C Master block.

#### **Returns:**

None.

# 15.2.1.15 ROM\_I2CMasterErr

Gets the error status of the I2C Master module.

#### Prototype:

uint32\_t
ROM\_I2CMasterErr(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterErr is a function pointer located at ROM\_I2CTABLE[19].

#### Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

This function is used to obtain the error status of the Master module send and receive operations.

#### **Returns:**

Returns the error status, I2C\_MASTER\_ERR\_ADDR\_ACK, I2C\_MASTER\_ERR\_ARB\_LOST.

as	one	of	I2C_MASTER_ERR_	NONE,
	I2C_MAS	TER_	ERR_DATA_ACK,	or

# 15.2.1.16 ROM\_I2CMasterGlitchFilterConfigSet

Configures the I2C Master glitch filter.

# Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_I2CTABLE is an array of pointers located at ROM_APITABLE[3].

ROM_I2CMasterGlitchFilterConfigSet is a function pointer located at

ROM_I2CTABLE[54].
```

#### Parameters:

*ui32Base* is the base address of the I2C module. *ui32Config* is the glitch filter configuration.

#### **Description:**

This function configures the I2C Master glitch filter. The value passed in to *ui32Config* determines the sampling range of the glitch filter, which is configurable between 1 and 32 system clock cycles. The default configuration of the glitch filter is 0 system clock cycles, which means that it's disabled.

The *ui32Config* field should be any of the following values:

# I2C\_MASTER\_GLITCH\_FILTER\_DISABLED

- I2C\_MASTER\_GLITCH\_FILTER\_1
- I2C\_MASTER\_GLITCH\_FILTER\_2
- I2C\_MASTER\_GLITCH\_FILTER\_3
- I2C\_MASTER\_GLITCH\_FILTER\_4
- I2C\_MASTER\_GLITCH\_FILTER\_8
- I2C MASTER GLITCH FILTER 16
- I2C\_MASTER\_GLITCH\_FILTER\_32

**Returns:** 

None.

# 15.2.1.17 ROM\_I2CMasterInitExpClk

Initializes the I2C Master block.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterInitExpClk is a function pointer located at ROM\_I2CTABLE[1].

# Parameters:

*ui32Base* is the base address of the I2C module. *ui32I2CCIk* is the rate of the clock supplied to the I2C module. *bFast* set up for fast data transfers.

#### **Description:**

This function initializes operation of the I2C Master block by configuring the bus speed for the master and enabling the I2C Master block.

If the parameter *bFast* is **true**, then the master block is set up to transfer data at 400 Kbps; otherwise, it is set up to transfer data at 100 Kbps. If Fast Mode Plus (1 Mbps) is desired, software should manually write the I2CMTPR after calling this function. For High Speed (3.4 Mbps) mode, a specific command is used to switch to the faster clocks after the initial communication with the slave is done at either 100 Kbps or 400 Kbps.

The peripheral clock is the same as the processor clock. This value is returned by ROM\_SysCtlClockFreqSet(), or it can be explicitly hard-coded if it is constant and known.

# Returns:

None.

# 15.2.1.18 ROM\_I2CMasterIntClear

Clears I2C Master interrupt sources.

#### **Prototype:**

```
void
ROM_I2CMasterIntClear(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterIntClear is a function pointer located at ROM\_I2CTABLE[13].

#### Parameters:

ui32Base is the base address of the I2C module.

#### Description:

The I2C Master interrupt source is cleared, so that it no longer asserts. This function must be called in the interrupt handler to keep the interrupt from being triggered again immediately upon exit.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

# 15.2.1.19 ROM\_I2CMasterIntClearEx

Clears I2C Master interrupt sources.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterIntClearEx is a function pointer located at ROM\_I2CTABLE[32].

#### Parameters:

*ui32Base* is the base address of the I2C module. *ui32IntFlags* is a bit mask of the interrupt sources to be cleared.

#### **Description:**

The specified I2C Master interrupt sources are cleared, so that they no longer assert. This function must be called in the interrupt handler to keep the interrupt from being triggered again immediately upon exit.

The *ui32IntFlags* parameter has the same definition as the *ui32IntFlags* parameter to ROM\_I2CMasterIntEnableEx().

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### Returns:

None.

# 15.2.1.20 ROM\_I2CMasterIntDisable

Disables the I2C Master interrupt.

#### Prototype:

```
void
ROM_I2CMasterIntDisable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterIntDisable is a function pointer located at ROM\_I2CTABLE[9].

#### Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

This function disables the I2C Master interrupt source.

#### **Returns:**

None.

# 15.2.1.21 ROM\_I2CMasterIntDisableEx

Disables individual I2C Master interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterIntDisableEx is a function pointer located at ROM\_I2CTABLE[30].

#### Parameters:

*ui32Base* is the base address of the I2C module. *ui32IntFlags* is the bit mask of the interrupt sources to be disabled.

#### **Description:**

This function disables the indicated I2C Master interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter has the same definition as the *ui32IntFlags* parameter to ROM\_I2CMasterIntEnableEx().

#### Returns:

None.

# 15.2.1.22 ROM\_I2CMasterIntEnable

Enables the I2C Master interrupt.

#### Prototype:

```
void
ROM_I2CMasterIntEnable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterIntEnable is a function pointer located at ROM\_I2CTABLE[7].

#### **Parameters:**

ui32Base is the base address of the I2C module.

#### **Description:**

This function enables the I2C Master interrupt source.

#### **Returns:**

None.

# 15.2.1.23 ROM\_I2CMasterIntEnableEx

Enables individual I2C Master interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterIntEnableEx is a function pointer located at ROM\_I2CTABLE[29].

#### **Parameters:**

*ui32Base* is the base address of the I2C module. *ui32IntFlags* is the bit mask of the interrupt sources to be enabled.

### Description:

This function enables the indicated I2C Master interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter is the logical OR of any of the following:

- I2C\_MASTER\_INT\_RX\_FIFO\_FULL RX FIFO Full interrupt
- I2C\_MASTER\_INT\_TX\_FIFO\_EMPTY TX FIFO Empty interrupt
- I2C\_MASTER\_INT\_RX\_FIFO\_REQ RX FIFO Request interrupt
- I2C\_MASTER\_INT\_TX\_FIFO\_REQ TX FIFO Request interrupt
- I2C MASTER INT ARB LOST Arbitration Lost interrupt
- I2C\_MASTER\_INT\_STOP Stop Condition interrupt
- I2C\_MASTER\_INT\_START Start Condition interrupt
- I2C\_MASTER\_INT\_NACK Address/Data NACK interrupt
- I2C\_MASTER\_INT\_TX\_DMA\_DONE TX DMA Complete interrupt
- I2C\_MASTER\_INT\_RX\_DMA\_DONE RX DMA Complete interrupt
- I2C\_MASTER\_INT\_TIMEOUT Clock Timeout interrupt
- I2C\_MASTER\_INT\_DATA Data interrupt

#### **Returns:**

None.

# 15.2.1.24 ROM\_I2CMasterIntStatus

Gets the current I2C Master interrupt status.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterIntStatus is a function pointer located at ROM\_I2CTABLE[11].

#### Parameters:

ui32Base is the base address of the I2C module.

**bMasked** is false if the raw interrupt status is requested and true if the masked interrupt status is requested.

#### **Description:**

This function returns the interrupt status for the I2C Master module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### **Returns:**

The current interrupt status, returned as **true** if active or **false** if not active.

# 15.2.1.25 ROM\_I2CMasterIntStatusEx

Gets the current I2C Master interrupt status.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterIntStatusEx is a function pointer located at ROM\_I2CTABLE[31].

#### **Parameters:**

ui32Base is the base address of the I2C module.

**bMasked** is false if the raw interrupt status is requested and true if the masked interrupt status is requested.

#### **Description:**

This function returns the interrupt status for the I2C Master module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### **Returns:**

Returns the current interrupt status, enumerated as a bit field of values described in ROM\_I2CMasterIntEnableEx().

# 15.2.1.26 ROM\_I2CMasterLineStateGet

Reads the state of the SDA and SCL pins.

#### Prototype:

```
uint32_t
ROM_I2CMasterLineStateGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterLineStateGet is a function pointer located at ROM\_I2CTABLE[38].

#### Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

This function returns the state of the I2C bus by providing the real time values of the SDA and SCL pins.

#### **Returns:**

Returns the state of the bus with SDA in bit position 1 and SCL in bit position 0.

# 15.2.1.27 ROM\_I2CMasterSlaveAddrSet

Sets the address that the I2C Master will place on the bus.

### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterSlaveAddrSet is a function pointer located at ROM\_I2CTABLE[15].

#### Parameters:

*ui32Base* is the base address of the I2C module. *ui8SlaveAddr* 7-bit slave address *bReceive* flag indicating the type of communication with the slave

#### **Description:**

This function configures the address that the I2C Master places on the bus when initiating a transaction. When the *bReceive* parameter is set to **true**, the address indicates that the I2C Master is initiating a read from the slave; otherwise the address indicates that the I2C Master is initiating a write to the slave.

#### **Returns:**

None.

# 15.2.1.28 ROM\_I2CMasterTimeoutSet

Sets the Master clock timeout value.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterTimeoutSet is a function pointer located at ROM\_I2CTABLE[33].

#### Parameters:

*ui32Base* is the base address of the I2C module. *ui32Value* is the number of I2C clocks before the timeout is asserted.

#### **Description:**

This function enables and configures the clock low timeout feature in the I2C peripheral. This feature is implemented as a 12-bit counter, with the upper 8-bits being programmable. For example, to program a timeout of 20ms with a 100kHz SCL frequency, *ui32Value* would be 0x7d.

Returns:

None.

# 15.2.1.29 ROM\_I2CRxFIFOConfigSet

Configures the I2C receive (RX) FIFO.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CRxFIFOConfigSet is a function pointer located at ROM\_I2CTABLE[41].

# Parameters:

*ui32Base* is the base address of the I2C module. *ui32Config* is the configuration of the FIFO using specified macros.

# **Description:**

This function configures the I2C peripheral's receive FIFO. The receive FIFO can be used by the master or slave, but not both. The following macros are used to configure the RX FIFO behavior for master or slave, with or without DMA:

- I2C\_FIFO\_CFG\_RX\_MASTER
- I2C\_FIFO\_CFG\_RX\_SLAVE
- I2C\_FIFO\_CFG\_RX\_MASTER\_DMA
- I2C\_FIFO\_CFG\_RX\_SLAVE\_DMA

To select the trigger level, one of the following macros should be used:

- I2C\_FIFO\_CFG\_RX\_TRIG\_1
- I2C\_FIFO\_CFG\_RX\_TRIG\_2
- I2C\_FIFO\_CFG\_RX\_TRIG\_3
- I2C\_FIFO\_CFG\_RX\_TRIG\_4
- I2C FIFO CFG RX TRIG 5
- I2C FIFO CFG RX TRIG 6
- I2C FIFO CFG RX TRIG 7
- I2C\_FIFO\_CFG\_RX\_TRIG\_8

# **Returns:**

None.

# 15.2.1.30 ROM\_I2CRxFIFOFlush

Flushes the receive (RX) FIFO.

#### Prototype:

```
void
ROM_I2CRxFIFOFlush(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CRxFIFOFlush is a function pointer located at ROM\_I2CTABLE[42].

# Parameters:

ui32Base is the base address of the I2C module.

#### Description:

This function flushes the I2C receive FIFO.

# Returns:

None.

# 15.2.1.31 ROM\_I2CSIaveACKOverride

Configures ACK override behavior of the I2C Slave.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveACKOverride is a function pointer located at ROM\_I2CTABLE[34].

#### Parameters:

*ui32Base* is the base address of the I2C module. *bEnable* enables or disables ACK override.

#### **Description:**

This function enables or disables ACK override, allowing the user application to drive the value on SDA during the ACK cycle.

## **Returns:**

None.

# 15.2.1.32 ROM\_I2CSIaveACKValueSet

Writes the ACK value.

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveACKValueSet is a function pointer located at ROM\_I2CTABLE[35].

## Parameters:

*ui32Base* is the base address of the I2C module. *bACK* chooses whether to ACK (true) or NACK (false) the transfer.

#### **Description:**

This function puts the desired ACK value on SDA during the ACK cycle. The value written is only valid when ACK override is enabled using ROM\_I2CSIaveACKOverride().

#### Returns:

None.

## 15.2.1.33 ROM\_I2CSIaveAddressSet

Sets the I2C slave address.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveAddressSet is a function pointer located at ROM\_I2CTABLE[37].

#### **Parameters:**

*ui32Base* is the base address of the I2C module. *ui8AddrNum* determines which slave address is set. *ui8SlaveAddr* is the 7-bit slave address

#### **Description:**

This function writes the specified slave address. The *ui8AddrNum* parameter dictates which slave address is configured. For example, a value of 0 configures the primary address and a value of 1 configures the secondary.

## **Returns:**

None.

# 15.2.1.34 ROM\_I2CSIaveDataGet

Receives a byte that has been sent to the I2C Slave.

#### Prototype:

```
uint32_t
ROM_I2CSlaveDataGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveDataGet is a function pointer located at ROM\_I2CTABLE[23].

## Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

This function reads a byte of data from the I2C Slave Data Register.

#### **Returns:**

Returns the byte received from by the I2C Slave, cast as an uint32\_t.

## 15.2.1.35 ROM\_I2CSIaveDataPut

Transmits a byte from the I2C Slave.

## Prototype:

### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_I2CTABLE is an array of pointers located at ROM_APITABLE[3].
ROM_I2CSlaveDataPut is a function pointer located at ROM_I2CTABLE[22].
```

#### **Parameters:**

*ui32Base* is the base address of the I2C module. *ui8Data* is the data to be transmitted from the I2C Slave.

#### **Description:**

This function places the supplied data into I2C Slave Data Register.

## **Returns:**

None.

## 15.2.1.36 ROM\_I2CSIaveDisable

Disables the I2C slave block.

## Prototype:

```
void
ROM_I2CSlaveDisable(uint32_t ui32Base)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_I2CTABLE is an array of pointers located at ROM_APITABLE[3].
ROM_I2CSlaveDisable is a function pointer located at ROM_I2CTABLE[6].
```

## Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

This function disables operation of the I2C slave block.

## **Returns:**

None.

# 15.2.1.37 ROM\_I2CSIaveEnable

Enables the I2C Slave block.

#### Prototype:

```
void
ROM_I2CSlaveEnable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveEnable is a function pointer located at ROM\_I2CTABLE[4].

## **Parameters:**

ui32Base is the base address of the I2C module.

### **Description:**

This function enables operation of the I2C Slave block.

#### **Returns:**

None.

# 15.2.1.38 ROM\_I2CSIaveFIFODisable

Disable FIFO usage for the I2C Slave module.

## Prototype:

void ROM\_I2CSlaveFIFODisable(uint32\_t ui32Base)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveFIFODisable is a function pointer located at ROM\_I2CTABLE[50].

#### Parameters:

ui32Base is the base address of the I2C module.

## **Description:**

This function disables the FIFOs for the I2C Slave. After calling this this function, the FIFOs are disabled, but the Slave remains active.

#### **Returns:**

None.

# 15.2.1.39 ROM\_I2CSlaveFIFOEnable

Enables FIFO usage for the I2C Slave module.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveFIFOEnable is a function pointer located at ROM\_I2CTABLE[51].

## Parameters:

*ui32Base* is the base address of the I2C module. *ui32Config* is the desired FIFO configuration of the I2C Slave.

#### **Description:**

This function configures the I2C Slave module to use the FIFO(s). This function should be used in combination with ROM\_I2CTxFIFOConfigSet() and/or ROM\_I2CRxFIFOConfigSet(), which configure the FIFO trigger level and tell the FIFO hardware whether to interact with the I2C Master or Slave. The application appropriate combination of I2C\_SLAVE\_TX\_FIFO\_ENABLE and I2C\_SLAVE\_RX\_FIFO\_ENABLE should be passed in to the *ui32Config* field.

Because the Slave I2CSCSR register is write-only, any call to ROM\_I2CSlaveEnable(), ROM\_I2CSlaveDisable() or ROM\_I2CSlaveFIFOEnable() overwrites the slave configuration. Therefore, application software should call ROM\_I2CSlaveEnable() followed by ROM\_I2CSlaveFIFOEnable() with the desired FIFO configuration.

## **Returns:**

None.

# 15.2.1.40 ROM\_I2CSlaveInit

Initializes the I2C Slave block.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveInit is a function pointer located at ROM\_I2CTABLE[2].

## Parameters:

*ui32Base* is the base address of the I2C module. *ui8SlaveAddr* 7-bit slave address

### **Description:**

This function initializes operation of the I2C Slave block by configuring the slave address and enabling the I2C Slave block.

The parameter *ui8SlaveAddr* is the value that is compared against the slave address sent by an I2C master.

#### Returns:

None.

## 15.2.1.41 ROM\_I2CSlaveIntClear

Clears I2C Slave interrupt sources.

#### Prototype:

```
void
ROM_I2CSlaveIntClear(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntClear is a function pointer located at ROM\_I2CTABLE[14].

## Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

The I2C Slave interrupt source is cleared, so that it no longer asserts. This function must be called in the interrupt handler to keep the interrupt from being triggered again immediately upon exit.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

## 15.2.1.42 ROM\_I2CSlaveIntClearEx

Clears I2C Slave interrupt sources.

#### Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntClearEx is a function pointer located at ROM\_I2CTABLE[28].

## Parameters:

ui32Base is the base address of the I2C module.

ui32IntFlags is a bit mask of the interrupt sources to be cleared.

#### **Description:**

The specified I2C Slave interrupt sources are cleared, so that they no longer assert. This function must be called in the interrupt handler to keep the interrupt from being triggered again immediately upon exit.

The *ui32IntFlags* parameter has the same definition as the *ui32IntFlags* parameter to ROM\_I2CSlaveIntEnableEx().

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

## Returns:

None.

# 15.2.1.43 ROM\_I2CSlaveIntDisable

Disables the I2C Slave interrupt.

## Prototype:

```
void
ROM_I2CSlaveIntDisable(uint32_t ui32Base)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntDisable is a function pointer located at ROM\_I2CTABLE[10].

#### Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

This function disables the I2C Slave interrupt source.

## Returns:

None.

# 15.2.1.44 ROM\_I2CSlaveIntDisableEx

Disables individual I2C Slave interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntDisableEx is a function pointer located at ROM\_I2CTABLE[26].

### **Parameters:**

ui32Base is the base address of the I2C module.ui32IntFlags is the bit mask of the interrupt sources to be disabled.

#### **Description:**

This function disables the indicated I2C Slave interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter has the same definition as the *ui32IntFlags* parameter to ROM\_I2CSlaveIntEnableEx().

## Returns:

None.

## 15.2.1.45 ROM\_I2CSlaveIntEnable

Enables the I2C Slave interrupt.

#### Prototype:

```
void
ROM_I2CSlaveIntEnable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntEnable is a function pointer located at ROM\_I2CTABLE[8].

## Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

This function enables the I2C Slave interrupt source.

#### **Returns:**

None.

# 15.2.1.46 ROM\_I2CSIaveIntEnableEx

Enables individual I2C Slave interrupt sources.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntEnableEx is a function pointer located at ROM\_I2CTABLE[25].

## Parameters:

ui32Base is the base address of the I2C module.ui32IntFlags is the bit mask of the interrupt sources to be enabled.

## **Description:**

This function enables the indicated I2C Slave interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter is the logical OR of any of the following:

- I2C\_SLAVE\_INT\_RX\_FIFO\_FULL RX FIFO Full interrupt
- I2C\_SLAVE\_INT\_TX\_FIFO\_EMPTY TX FIFO Empty interrupt
- I2C\_SLAVE\_INT\_RX\_FIFO\_REQ RX FIFO Request interrupt
- I2C\_SLAVE\_INT\_TX\_FIFO\_REQ TX FIFO Request interrupt
- I2C\_SLAVE\_INT\_TX\_DMA\_DONE TX DMA Complete interrupt
- I2C\_SLAVE\_INT\_RX\_DMA\_DONE RX DMA Complete interrupt
- I2C\_SLAVE\_INT\_STOP Stop condition detected interrupt
- I2C\_SLAVE\_INT\_START Start condition detected interrupt
- I2C\_SLAVE\_INT\_DATA Data interrupt

## Returns:

None.

# 15.2.1.47 ROM\_I2CSlaveIntStatus

Gets the current I2C Slave interrupt status.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntStatus is a function pointer located at ROM\_I2CTABLE[12].

## Parameters:

ui32Base is the base address of the I2C module.

**bMasked** is false if the raw interrupt status is requested and true if the masked interrupt status is requested.

## **Description:**

This function returns the interrupt status for the I2C Slave module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

## **Returns:**

The current interrupt status, returned as true if active or false if not active.

# 15.2.1.48 ROM\_I2CSIaveIntStatusEx

Gets the current I2C Slave interrupt status.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntStatusEx is a function pointer located at ROM\_I2CTABLE[27].

#### Parameters:

ui32Base is the base address of the I2C module.

**bMasked** is false if the raw interrupt status is requested and true if the masked interrupt status is requested.

#### **Description:**

This function returns the interrupt status for the I2C Slave module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### **Returns:**

Returns the current interrupt status, enumerated as a bit field of values described in ROM\_I2CSIaveIntEnableEx().

## 15.2.1.49 ROM\_I2CSlaveStatus

Gets the I2C Slave module status

#### Prototype:

```
uint32_t
ROM_I2CSlaveStatus(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveStatus is a function pointer located at ROM\_I2CTABLE[21].

## Parameters:

ui32Base is the base address of the I2C module.

## **Description:**

This function returns the action requested from a master, if any. Possible values are:

- I2C\_SLAVE\_ACT\_NONE
- I2C\_SLAVE\_ACT\_RREQ
- I2C\_SLAVE\_ACT\_TREQ
- I2C\_SLAVE\_ACT\_RREQ\_FBR
- I2C\_SLAVE\_ACT\_OWN2SEL
- I2C\_SLAVE\_ACT\_QCMD
- I2C\_SLAVE\_ACT\_QCMD\_DATA

## Returns:

Returns I2C\_SLAVE\_ACT\_NONE to indicate that no action has been requested of the I2C Slave module, I2C\_SLAVE\_ACT\_RREQ to indicate that an I2C master has sent data to the I2C Slave module, I2C\_SLAVE\_ACT\_TREQ to indicate that an I2C master has requested that the I2C Slave module send data, I2C\_SLAVE\_ACT\_RREQ\_FBR to indicate that an I2C master has sent data to the I2C slave and the first byte following the slave's own address has been received, I2C\_SLAVE\_ACT\_OWN2SEL to indicate that the second I2C slave address was matched, I2C\_SLAVE\_ACT\_QCMD to indicate that a quick command was received, and I2C\_SLAVE\_ACT\_QCMD\_DATA to indicate that the data bit was set when the quick command was received.

# 15.2.1.50 ROM\_I2CTxFIFOConfigSet

Configures the I2C transmit (TX) FIFO.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CTxFIFOConfigSet is a function pointer located at ROM\_I2CTABLE[39].

#### Parameters:

*ui32Base* is the base address of the I2C module. *ui32Config* is the configuration of the FIFO using specified macros.

#### **Description:**

This function configures the I2C peripheral's transmit FIFO. The transmit FIFO can be used by the master or slave, but not both. The following macros are used to configure the TX FIFO behavior for master or slave, with or without DMA:

- I2C\_FIFO\_CFG\_TX\_MASTER
- I2C\_FIFO\_CFG\_TX\_SLAVE
- I2C\_FIFO\_CFG\_TX\_MASTER\_DMA

## I2C\_FIFO\_CFG\_TX\_SLAVE\_DMA

To select the trigger level, one of the following macros should be used:

- I2C\_FIFO\_CFG\_TX\_TRIG\_1
- I2C\_FIFO\_CFG\_TX\_TRIG\_2
- I2C\_FIFO\_CFG\_TX\_TRIG\_3
- I2C\_FIFO\_CFG\_TX\_TRIG\_4
- I2C\_FIFO\_CFG\_TX\_TRIG\_5
- I2C\_FIFO\_CFG\_TX\_TRIG\_6
- I2C FIFO CFG TX TRIG 7
- I2C\_FIFO\_CFG\_TX\_TRIG\_8

#### Returns:

None.

## 15.2.1.51 ROM\_I2CTxFIFOFlush

Flushes the transmit (TX) FIFO.

#### Prototype:

```
void
ROM_I2CTxFIF0Flush(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CTxFIFOFlush is a function pointer located at ROM\_I2CTABLE[40].

### Parameters:

ui32Base is the base address of the I2C module.

#### **Description:**

This function flushes the I2C transmit FIFO.

## **Returns:**

None.

## 15.2.1.52 ROM\_UpdateI2C

Starts an update over the I2C0 interface.

#### Prototype:

void
ROM\_UpdateI2C(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_UpdateI2C is a function pointer located at ROM\_I2CTABLE[24].

# **Description:**

Calling this function commences an update of the firmware via the I2C0 interface. This function assumes that the I2C0 interface has already been configured and is currently operational. The I2C0 slave is used for data transfer, and the I2C0 master is used to monitor bus busy conditions (therefore, both must be enabled).

## **Returns:**

Never returns.

# 16 Interrupt Controller (NVIC)

ntroduction	301
unctions	301

# 16.1 Introduction

The interrupt controller API provides a set of functions for dealing with the Nested Vectored Interrupt Controller (NVIC). Functions are provided to enable and disable interrupts, register interrupt handlers, and set the priority of interrupts.

The NVIC provides global interrupt masking, prioritization, and handler dispatching. Devices within the Tiva TM4C129x family support up to 113 interrupt sources and eight priority levels. Individual interrupt sources can be masked, and the processor interrupt can be globally masked as well (without affecting the individual source masks).

The NVIC is tightly coupled with the Cortex-M microprocessor. When the processor responds to an interrupt, the NVIC supplies the address of the function to handle the interrupt directly to the processor. This action eliminates the need for a global interrupt handler that queries the interrupt controller to determine the cause of the interrupt and branch to the appropriate handler, reducing interrupt response time.

The interrupt prioritization in the NVIC allows higher priority interrupts to be handled before lower priority interrupts, as well as allowing preemption of lower priority interrupt handlers by higher priority interrupts. Again, this helps reduce interrupt response time (for example, a 1 ms system control interrupt is not held off by the execution of a lower priority 1 second housekeeping interrupt handler).

Sub-prioritization is also possible; instead of having N bits of preemptable prioritization, the NVIC can be configured (via software) for N - M bits of preemptable prioritization and M bits of sub-priority. In this scheme, two interrupts with the same preemptable prioritization but different sub-priorities do not cause a preemption; tail chaining is used instead to process the two interrupts back-to-back.

If two interrupts with the same priority (and sub-priority if so configured) are asserted at the same time, the one with the lower interrupt number is processed first. The NVIC keeps track of the nesting of interrupt handlers, allowing the processor to return from interrupt context only once all nested and pending interrupts have been handled.

# 16.2 Functions

# **Functions**

- void ROM\_IntDisable (uint32\_t ui32Interrupt)
- void ROM\_IntEnable (uint32\_t ui32Interrupt)
- uint32\_t ROM\_IntlsEnabled (uint32\_t ui32Interrupt)
- bool ROM\_IntMasterDisable (void)
- bool ROM\_IntMasterEnable (void)
- void ROM\_IntPendClear (uint32\_t ui32Interrupt)
- void ROM\_IntPendSet (uint32\_t ui32Interrupt)

- int32\_t ROM\_IntPriorityGet (uint32\_t ui32Interrupt)
- uint32\_t ROM\_IntPriorityGroupingGet (void)
- void ROM\_IntPriorityGroupingSet (uint32\_t ui32Bits)
- uint32\_t ROM\_IntPriorityMaskGet (void)
- void ROM\_IntPriorityMaskSet (uint32\_t ui32PriorityMask)
- void ROM\_IntPrioritySet (uint32\_t ui32Interrupt, uint8\_t ui8Priority)
- void ROM\_IntTrigger (uint32\_t ui32Interrupt)

# 16.2.1 Function Documentation

## 16.2.1.1 ROM\_IntDisable

Disables an interrupt.

#### Prototype:

```
void
ROM_IntDisable(uint32_t ui32Interrupt)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntDisable is a function pointer located at ROM\_INTERRUPTTABLE[3].

#### **Parameters:**

ui32Interrupt specifies the interrupt to be disabled.

#### **Description:**

The specified interrupt is disabled in the interrupt controller. Other enables for the interrupt (such as at the peripheral level) are unaffected by this function.

#### Returns:

None.

# 16.2.1.2 ROM\_IntEnable

Enables an interrupt.

#### Prototype:

```
void
ROM_IntEnable(uint32_t ui32Interrupt)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_INTERABLE is a function pointer located at ROM\_INTERRUPTTABLE[0].

## Parameters:

ui32Interrupt specifies the interrupt to be enabled.

## **Description:**

The specified interrupt is enabled in the interrupt controller. Other enables for the interrupt (such as at the peripheral level) are unaffected by this function.

#### **Returns:**

None.

# 16.2.1.3 ROM\_IntlsEnabled

Returns if a peripheral interrupt is enabled.

#### Prototype:

```
uint32_t
ROM_IntIsEnabled(uint32_t ui32Interrupt)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntIsEnabled is a function pointer located at ROM\_INTERRUPTTABLE[12].

### Parameters:

*ui32Interrupt* specifies the interrupt to check.

## **Description:**

This function checks if the specified interrupt is enabled in the interrupt controller.

#### **Returns:**

A non-zero value if the interrupt is enabled.

## 16.2.1.4 ROM\_IntMasterDisable

Disables the processor interrupt.

#### Prototype:

bool
ROM\_IntMasterDisable(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntMasterDisable is a function pointer located at ROM\_INTERRUPTTABLE[2].

#### **Description:**

This function prevents the processor from receiving interrupts. This function does not affect the set of interrupts enabled in the interrupt controller; it just gates the single interrupt from the controller to the processor.

#### **Returns:**

Returns **true** if interrupts were already disabled when the function was called or **false** if they were initially enabled.

# 16.2.1.5 ROM\_IntMasterEnable

Enables the processor interrupt.

## Prototype:

bool
ROM\_IntMasterEnable(void)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntMasterEnable is a function pointer located at ROM\_INTERRUPTTABLE[1].

## **Description:**

This function allows the processor to respond to interrupts. This function does not affect the set of interrupts enabled in the interrupt controller; it just gates the single interrupt from the controller to the processor.

## Returns:

Returns **true** if interrupts were disabled when the function was called or **false** if they were initially enabled.

# 16.2.1.6 ROM\_IntPendClear

Un-pends an interrupt.

## Prototype:

```
void
ROM_IntPendClear(uint32_t ui32Interrupt)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntPendClear is a function pointer located at ROM\_INTERRUPTTABLE[9].

## **Parameters:**

ui32Interrupt specifies the interrupt to be un-pended.

## **Description:**

The specified interrupt is un-pended in the interrupt controller. This causes any previously generated interrupts that have not been handled yet (due to higher priority interrupts or the interrupt not having been enabled yet) to be discarded.

## Returns:

None.

# 16.2.1.7 ROM\_IntPendSet

Pends an interrupt.

#### Prototype:

```
void
ROM_IntPendSet(uint32_t ui32Interrupt)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntPendSet is a function pointer located at ROM\_INTERRUPTTABLE[8].

#### Parameters:

ui32Interrupt specifies the interrupt to be pended.

#### **Description:**

The specified interrupt is pended in the interrupt controller. Pending an interrupt causes the interrupt controller to execute the corresponding interrupt handler at the next available time, based on the current interrupt state priorities. For example, if called by a higher priority interrupt handler, the specified interrupt handler is not called until after the current interrupt handler has completed execution. The interrupt must have been enabled for it to be called.

#### **Returns:**

None.

# 16.2.1.8 ROM\_IntPriorityGet

Gets the priority of an interrupt.

#### Prototype:

```
int32_t
ROM_IntPriorityGet(uint32_t ui32Interrupt)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntPriorityGet is a function pointer located at ROM\_INTERRUPTTABLE[7].

#### Parameters:

ui32Interrupt specifies the interrupt in question.

#### **Description:**

This function gets the priority of an interrupt. See ROM\_IntPrioritySet() for a definition of the priority value.

#### Returns:

Returns the interrupt priority, or -1 if an invalid interrupt was specified.

## 16.2.1.9 ROM\_IntPriorityGroupingGet

Gets the priority grouping of the interrupt controller.

#### Prototype:

```
uint32_t
ROM_IntPriorityGroupingGet(void)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_INTERRUPTTABLE is an array of pointers located at ROM_APITABLE[14].

ROM_INTERRUPTORINGGET is a function pointer located at

ROM_INTERRUPTTABLE[5].
```

#### **Description:**

This function returns the split between preemptable priority levels and sub-priority levels in the interrupt priority specification.

#### **Returns:**

The number of bits of preemptable priority.

# 16.2.1.10 ROM\_IntPriorityGroupingSet

Sets the priority grouping of the interrupt controller.

#### Prototype:

void

ROM\_IntPriorityGroupingSet(uint32\_t ui32Bits)

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_INTERRUPTTABLE is an array of pointers located at ROM_APITABLE[14].

ROM_IntPriorityGroupingSet is a function pointer located at

ROM_INTERRUPTTABLE[4].
```

#### **Parameters:**

ui32Bits specifies the number of bits of preemptable priority.

#### **Description:**

This function specifies the split between preemptable priority levels and sub-priority levels in the interrupt priority specification. The range of the grouping values are dependent upon the hardware implementation; on this device, three bits are available for hardware interrupt prioritization and therefore priority grouping values of three through seven have the same effect.

#### **Returns:**

None.

# 16.2.1.11 ROM\_IntPriorityMaskGet

Gets the priority masking level

#### Prototype:

```
uint32_t
ROM_IntPriorityMaskGet(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntPriorityMaskGet is a function pointer located at ROM\_INTERRUPTTABLE[11].

## **Description:**

This function gets the current setting of the interrupt priority masking level. The value returned is the priority level such that all interrupts of that and lesser priority are masked. A value of 0 means that priority masking is disabled.

Smaller numbers correspond to higher interrupt priorities. So for example a priority level mask of 4 allows interrupts of priority level 0-3, and interrupts with a numerical priority of 4 and greater are blocked.

The hardware priority mechanism only looks at the upper N bits of the priority level (where N is 3 for this device), so any prioritization must be performed in those bits.

#### **Returns:**

Returns the value of the interrupt priority level mask.

# 16.2.1.12 ROM\_IntPriorityMaskSet

Sets the priority masking level

## Prototype:

```
void
ROM_IntPriorityMaskSet(uint32_t ui32PriorityMask)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_INTERRUPTTABLE is an array of pointers located at ROM_APITABLE[14].
ROM_IntPriorityMaskSet is a function pointer located at ROM_INTERRUPTTABLE[10].
```

## Parameters:

ui32PriorityMask is the priority level that is masked.

#### **Description:**

This function sets the interrupt priority masking level so that all interrupts at the specified or lesser priority level are masked. Masking interrupts can be used to globally disable a set of interrupts with priority below a predetermined threshold. A value of 0 disables priority masking.

Smaller numbers correspond to higher interrupt priorities. So for example a priority level mask of 4 allows interrupts of priority level 0-3, and interrupts with a numerical priority of 4 and greater are blocked.

The hardware priority mechanism only looks at the upper N bits of the priority level (where N is 3 for this device), so any prioritization must be performed in those bits.

#### **Returns:**

None.

# 16.2.1.13 ROM\_IntPrioritySet

Sets the priority of an interrupt.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntPrioritySet is a function pointer located at ROM\_INTERRUPTTABLE[6].

## Parameters:

*ui32Interrupt* specifies the interrupt in question. *ui8Priority* specifies the priority of the interrupt.

## **Description:**

This function is used to set the priority of an interrupt. When multiple interrupts are asserted simultaneously, the ones with the highest priority are processed before the lower priority interrupts. Smaller numbers correspond to higher interrupt priorities; priority 0 is the highest interrupt priority.

The hardware priority mechanism only looks at the upper N bits of the priority level (where N is 3 for this device), so any prioritization must be performed in those bits. The remaining bits can be used to sub-prioritize the interrupt sources, and may be used by the hardware priority mechanism on a future part. This arrangement allows priorities to migrate to different NVIC implementations without changing the gross prioritization of the interrupts.

## **Returns:**

None.

# 16.2.1.14 ROM\_IntTrigger

Triggers an interrupt.

## Prototype:

void
ROM\_IntTrigger(uint32\_t ui32Interrupt)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_INTTrigger is a function pointer located at ROM\_INTERRUPTTABLE[13].

## Parameters:

ui32Interrupt specifies the interrupt to be triggered.

## **Description:**

This function performs a software trigger of an interrupt. The interrupt controller behaves as if the corresponding interrupt line was asserted, and the interrupt is handled in the same manner (meaning that it must be enabled in order to be processed, and the processing is based on its priority with respect to other unhandled interrupts).

## Returns:

None.

# 17 LCD Controller (LCD)

Introduction	
API Functions	

# 17.1 Introduction

The LCD Controller allows a variety of different character and graphic displays to be connected to and driven by the microcontroller. The LCD module contains two independent controllers, one supporting LCD Interface Display Driver (LIDD) mode command and data transactions to character displays as well as displays containing an integrated controller with a packet-based interface, and the other driving clock, syncs and data suitable for RGB raster displays. Up to two simultaneous LIDD displays or a single RGB raster mode display may be driven.

The LCD API provides functions to configure the interface type and timing for the attached display or displays. For LIDD mode displays, functions allow an application to send commands or data to the display or read back status or data. For raster displays, functions allow the pixel clock, HSYNC, VSYNC and ACTIVE timings to be set. Additional functions allow the frame buffer memory to be configured and the color palette to be set.

# 17.2 API Functions

# **Functions**

- void ROM\_LCDClockReset (uint32\_t ui32Base, uint32\_t ui32Clocks)
- void ROM\_LCDDMAConfigSet (uint32\_t ui32Base, uint32\_t ui32Config)
- void ROM\_LCDIDDCommandWrite (uint32\_t ui32Base, uint32\_t ui32CS, uint16\_t ui16Cmd)
- void ROM\_LCDIDDConfigSet (uint32\_t ui32Base, uint32\_t ui32Config)
- uint16\_t ROM\_LCDIDDDataRead (uint32\_t ui32Base, uint32\_t ui32CS)
- void ROM\_LCDIDDDataWrite (uint32\_t ui32Base, uint32\_t ui32CS, uint16\_t ui16Data)
- void ROM\_LCDIDDDMADisable (uint32\_t ui32Base)
- void ROM\_LCDIDDDMAWrite (uint32\_t ui32Base, uint32\_t ui32CS, const uint32\_t \*pui32Data, uint32\_t ui32Count)
- uint16\_t ROM\_LCDIDDIndexedRead (uint32\_t ui32Base, uint32\_t ui32CS, uint16\_t ui16Addr)
- void ROM\_LCDIDDIndexedWrite (uint32\_t ui32Base, uint32\_t ui32CS, uint16\_t ui16Addr, uint16\_t ui16Data)
- uint16\_t ROM\_LCDIDDStatusRead (uint32\_t ui32Base, uint32\_t ui32CS)
- void ROM\_LCDIDDTimingSet (uint32\_t ui32Base, uint32\_t ui32CS, const tLCDIDDTiming \*psTiming)
- void ROM\_LCDIntClear (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_LCDIntDisable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_LCDIntEnable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- uint32\_t ROM\_LCDIntStatus (uint32\_t ui32Base, bool bMasked)
- uint32\_t ROM\_LCDModeSet (uint32\_t ui32Base, uint8\_t ui8Mode, uint32\_t ui32PixClk, uint32\_t ui32SysClk)

- void ROM\_LCDRasterACBiasIntCountSet (uint32\_t ui32Base, uint8\_t ui8Count)
- void ROM\_LCDRasterConfigSet (uint32\_t ui32Base, uint32\_t ui32Config, uint8\_t ui8PalLoadDelay)
- void ROM\_LCDRasterDisable (uint32\_t ui32Base)
- void ROM\_LCDRasterEnable (uint32\_t ui32Base)
- bool ROM\_LCDRasterEnabled (uint32\_t ui32Base)
- void ROM\_LCDRasterFrameBufferSet (uint32\_t ui32Base, uint8\_t ui8Buffer, uint32\_t \*pui32Addr, uint32\_t ui32NumBytes)
- void ROM\_LCDRasterPaletteSet (uint32\_t ui32Base, uint32\_t ui32Type, uint32\_t \*pui32Addr, const uint32\_t \*pui32SrcColors, uint32\_t ui32Start, uint32\_t ui32Count)
- void ROM\_LCDRasterSubPanelConfigSet (uint32\_t ui32Base, uint32\_t ui32Flags, uint32\_t ui32BottomLines, uint32\_t ui32DefaultPixel)
- void ROM\_LCDRasterSubPanelDisable (uint32\_t ui32Base)
- void ROM\_LCDRasterSubPanelEnable (uint32\_t ui32Base)
- void ROM\_LCDRasterTimingSet (uint32\_t ui32Base, const tLCDRasterTiming \*psTiming)

# 17.2.1 Function Documentation

17.2.1.1 ROM\_LCDClockReset

Resets one or more of the LCD controller clock domains.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDClockReset is a function pointer located at ROM\_LCDTABLE[1].

## Parameters:

*ui32Base* specifies the LCD controller module base address. *ui32Clocks* defines the subset of clock domains to be reset.

## **Description:**

This function allows sub-modules of the LCD controller to be reset under software control. The *ui32Clocks* parameter is the logical OR of the following clocks:

- LCD\_CLOCK\_MAIN causes the entire LCD controller module to be reset.
- LCD\_CLOCK\_DMA causes the DMA controller submodule to be reset.
- LCD\_CLOCK\_LIDD causes the LIDD submodule to be reset.
- LCD\_CLOCK\_CORE causes the code module, including the raster logic to be reset.

In all cases, LCD controller register values are preserved across these resets.

## Returns:

None.

# 17.2.1.2 ROM\_LCDDMAConfigSet

Configures the LCD controller DMA engine.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDDMAConfigSet is a function pointer located at ROM\_LCDTABLE[2].

## Parameters:

*ui32Base* is the base address of the controller. *ui32Config* provides flags defining the desired DMA parameters.

## **Description:**

This function is used to configure the DMA engine within the LCD controller. This engine is responsible for performing bulk data transfers to the display when in LIDD mode or for transferring palette and pixel data from SRAM to the display panel when in raster mode.

The *ui32Config* parameter is a logical OR of various flags. It must contain one value from each of the following groups. The first group sets the DMA engine's bus priority with higher numbers representing higher priorities:

- LCD\_DMA\_PRIORITY\_0
- LCD\_DMA\_PRIORITY\_1
- LCD\_DMA\_PRIORITY\_2
- LCD\_DMA\_PRIORITY\_3
- LCD\_DMA\_PRIORITY\_4
- LCD DMA PRIORITY 5
- LCD\_DMA\_PRIORITY\_6
- LCD\_DMA\_PRIORITY\_7

The second group of flags set the number of words that have to be in the FIFO before it signals that it is ready:

- LCD\_DMA\_FIFORDY\_8\_WORDS
- LCD\_DMA\_FIFORDY\_16\_WORDS
- LCD\_DMA\_FIFORDY\_32\_WORDS
- LCD\_DMA\_FIFORDY\_64\_WORDS
- LCD\_DMA\_FIFORDY\_128\_WORDS
- LCD\_DMA\_FIFORDY\_256\_WORDS
- LCD\_DMA\_FIFORDY\_512\_WORDS

The third group of flags set the number of 32-bit words in each DMA burst transfer:

- LCD\_DMA\_BURST\_1
- LCD\_DMA\_BURST\_2
- LCD\_DMA\_BURST\_4

LCD\_DMA\_BURST\_8

## LCD\_DMA\_BURST\_16

The final group of flags set internal byte lane controls and allows byte swapping within the DMA engine. The label represents the output byte order for an input 32-bit word ordered "0123".

- LCD\_DMA\_BYTE\_ORDER\_0123
- LCD\_DMA\_BYTE\_ORDER\_1023
- LCD\_DMA\_BYTE\_ORDER\_3210
- LCD\_DMA\_BYTE\_ORDER\_2301

Additionally, **LCD\_DMA\_PING\_PONG** may be specified. This flag configures the controller to operate in double-buffered mode. When data is scanned out from the first frame buffer, the DMA engine immediately moves to the second frame buffer and scan from there before moving back to the first. If this flag is clear, the DMA engine uses a single frame buffer, restarting the scan from the beginning of the buffer each time it completes a frame.

## Note:

DMA burst sizes **LCD\_DMA\_BURST\_1** and **LCD\_DMA\_BURST\_2** are only supported when the source data is in external, EPI-connected memory. If used when the source is internal SRAM, the DMA operation does not complete correctly.

#### **Returns:**

None.

# 17.2.1.3 ROM\_LCDIDDCommandWrite

Writes a command to the display when the LCD controller is in LIDD mode.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIDDCommandWrite is a function pointer located at ROM\_LCDTABLE[3].

#### Parameters:

ui32Base specifies the LCD controller module base address.ui32CS specifies the chip select to use. Valid values are 0 and 1.ui16Cmd is the 16 bit command word to write.

## **Description:**

This function writes a 16 bit command word to the display when the LCD controller is in LIDD mode. A command write occurs with the ALE signal active.

This function must not be called if the LIDD interface is currently configured to expect DMA transactions. If DMA was previously used to write to the panel, ROM\_LCDIDDDMADisable() must be called before this function can be used.

#### Note:

CS1 is not available when operating in Sync MPU68 or Sync MPU80 modes.

#### **Returns:**

None.

# 17.2.1.4 ROM\_LCDIDDConfigSet

Sets the LCD controller communication parameters when in LIDD mode.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIDDConfigSet is a function pointer located at ROM\_LCDTABLE[4].

## Parameters:

*ui32Base* specifies the LCD controller module base address. *ui32Config* defines the display interface configuration.

### **Description:**

This function is used when the LCD controller is configured in LIDD mode and specifies the configuration of the interface between the controller and the display panel. The *ui32Config* parameter is comprised of one of the following modes:

- LIDD\_CONFIG\_SYNC\_MPU68 selects Sync MPU68 mode. LCDCP = EN, LCDLP = DIR, LCDFP = ALE, LCDAC = CS0, LCDMCLK = MCLK.
- LIDD\_CONFIG\_ASYNC\_MPU68 selects Async MPU68 mode. LCDCP = EN, LCDLP = DIR, LCDFP = ALE, LCDAC = CS0, LCDMCLK = CS1.
- LIDD\_CONFIG\_SYNC\_MPU80 selects Sync MPU80 mode. LCDCP = RS, LCDLP = WS, LCDFP = ALE, LCDAC = CS0, LCDMCLK = MCLK.
- LIDD\_CONFIG\_ASYNC\_MPU80 selects Async MPU80 mode. LCDCP = RS, LCDLP = WS, LCDFP = ALE, LCDAC = CS0, LCDMCLK = CS1.
- LIDD\_CONFIG\_ASYNC\_HITACHI selects Hitachi (async) mode. LCDCP = N/C, LCDLP = DIR, LCDFP = ALE, LCDAC = E0, LCDMCLK = E1.

Additional flags may be ORed into *ui32Config* to control the polarities of various control signals:

- LIDD\_CONFIG\_INVERT\_ALE Address Latch Enable (ALE) polarity control. By default, ALE is active low. If this flag is set, it becomes active high.
- LIDD\_CONFIG\_INVERT\_RS\_EN Read Strobe/Enable polarity control. By default, RS is active low and Enable is active high. If this flag is set, RS becomes active high and Enable active low.
- LIDD\_CONFIG\_INVERT\_WS\_DIR Write Strobe/Direction polarity control. By default, WS is active low and Direction write low/read high. If this flag is set, WS becomes active high and Direction becomes write high/read low.
- LIDD\_CONFIG\_INVERT\_CS0 Chip Select 0/Enable 0 polarity control. By default, CS0 and E0 are active high. If this flag is set, they become active low.

LIDD\_CONFIG\_INVERT\_CS1 - Chip Select 1/Enable 1 polarity control. By default, CS1 and E1 are active high. If this flag is set, they become active low.

#### Returns:

None.

# 17.2.1.5 ROM\_LCDIDDDataRead

Reads a data word from the display when the LCD controller is in LIDD mode.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIDDDataRead is a function pointer located at ROM\_LCDTABLE[5].

## Parameters:

*ui32Base* specifies the LCD controller module base address. *ui32CS* specifies the chip select to use. Valid values are 0 and 1.

#### **Description:**

This function reads the 16 bit data word from the display when the LCD controller is in LIDD mode. A data read occurs with the ALE signal inactive.

This function must not be called if the LIDD interface is currently configured to expect DMA transactions. If DMA was previously used to write to the panel, ROM\_LCDIDDDMADisable() must be called before this function can be used.

#### Note:

CS1 is not available when operating in Sync MPU68 or Sync MPU80 modes.

#### **Returns:**

Returns the status word read from the display panel.

## 17.2.1.6 ROM\_LCDIDDDataWrite

Writes a data value to the display when the LCD controller is in LIDD mode.

### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIDDDataWrite is a function pointer located at ROM\_LCDTABLE[6].

## Parameters:

*ui32Base* specifies the LCD controller module base address. *ui32CS* specifies the chip select to use. Valid values are 0 and 1. *ui16Data* is the 16 bit data word to write.

## **Description:**

This function writes a 16 bit data word to the display when the LCD controller is in LIDD mode. A data write occurs with the ALE signal inactive.

This function must not be called if the LIDD interface is currently configured to expect DMA transactions. If DMA was previously used to write to the panel, ROM\_LCDIDDDMADisable() must be called before this function can be used.

#### Note:

CS1 is not available when operating in Sync MPU68 or Sync MPU80 modes.

#### **Returns:**

None.

# 17.2.1.7 ROM\_LCDIDDDMADisable

Disables DMA operation when the LCD controller is in LIDD mode.

#### Prototype:

```
void
ROM_LCDIDDDMADisable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIDDDMADisable is a function pointer located at ROM\_LCDTABLE[7].

#### Parameters:

ui32Base specifies the LCD controller module base address.

#### **Description:**

When the LCD controller is operating in LCD Interface Display Driver mode, this function must be called after completion of a DMA transaction and before calling ROM\_LCDIDDCommandWrite(), ROM\_LCDIDDDataWrite(), ROM\_LCDIDDStatusRead(), ROM\_LCDIDDIndexedWrite(), ROM\_LCDIDDIndexedRead() or ROM\_LCDIDDDataRead() to disable DMA mode and allow CPU-initiated transactions to the display.

#### Note:

LIDD DMA mode is enabled automatically when ROM\_LCDIDDDMAWrite() is called.

#### **Returns:**

None.

## 17.2.1.8 ROM\_LCDIDDDMAWrite

Writes a block of data to the display using DMA when the LCD controller is in LIDD mode.

#### Prototype:

```
void
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIDDDMAWrite is a function pointer located at ROM\_LCDTABLE[8].

## Parameters:

ui32Base specifies the LCD controller module base address.

ui32CS specifies the chip select to use. Valid values are 0 and 1.

*pui32Data* is the address of the first 16-bit word to write. This address must be aligned on a 32-bit word boundary.

ui32Count is the number of 16-bit words to write. This value must be a multiple of 2.

#### **Description:**

This function writes a block of 16-bit data words to the display using DMA. It is only valid when the LCD controller is in LIDD mode. Completion of the DMA transfer is signaled by the **LCD\_INT\_DMA\_DONE** interrupt.

This function enables DMA mode prior to starting the transfer. The caller is responsible for ensuring that any earlier DMA transfer has completed before initiating another transfer.

During the time that DMA is enabled, none of the other LCD LIDD data transfer functions may be called. When the DMA transfer is complete and the application wishes to use the CPU to communicate with the display, ROM\_LCDIDDDMADisable() must be called to disable DMA access prior to calling ROM\_LCDIDDCommandWrite(), ROM\_LCDIDDDataWrite(), ROM\_LCDIDDDataWrite(), ROM\_LCDIDDDataWrite(), ROM\_LCDIDDIndexedRead() or ROM\_LCDIDDDataRead().

#### Note:

CS1 is not available when operating in Sync MPU68 or Sync MPU80 modes.

#### **Returns:**

None.

# 17.2.1.9 ROM\_LCDIDDIndexedRead

Reads a given display register when the LCD controller is in LIDD mode.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIDDIndexedRead is a function pointer located at ROM\_LCDTABLE[9].

## Parameters:

ui32Base specifies the LCD controller module base address.ui32CS specifies the chip select to use. Valid values are 0 and 1.ui16Addr is the address of the display register to read.

## **Description:**

This function reads 16 bit word from a register in the display when the LCD controller is in LIDD mode and configured to use either the Motorola (LIDD\_CONFIG\_SYNC\_MPU68 or LIDD\_CONFIG\_ASYNC\_MPU68) or Intel (LIDD\_CONFIG\_SYNC\_MPU80 or LIDD\_CONFIG\_ASYNC\_MPU80) modes which employ an external address latch.

When configured in Hitachi mode (**LIDD\_CONFIG\_ASYNC\_HITACHI**), this function should not be used. In this case the functions ROM\_LCDIDDStatusRead() and ROM\_LCDIDDDataRead() may be used to read status and data bytes from the panel.

This function must not be called if the LIDD interface is currently configured to expect DMA transactions. If DMA was previously used to write to the panel, ROM\_LCDIDDDMADisable() must be called before this function can be used.

## Note:

CS1 is not available when operating in Sync MPU68 or Sync MPU80 modes.

#### **Returns:**

None.

# 17.2.1.10 ROM\_LCDIDDIndexedWrite

Writes data to a given display register when the LCD controller is in LIDD mode.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIDDIndexedWrite is a function pointer located at ROM\_LCDTABLE[10].

#### Parameters:

ui32Base specifies the LCD controller module base address.
ui32CS specifies the chip select to use. Valid values are 0 and 1.
ui16Addr is the address of the display register to write.
ui16Data is the data to write.

#### **Description:**

This function writes a 16 bit data word to a register in the display when the LCD controller is in LIDD mode and configured to use either the Motorola (LIDD\_CONFIG\_SYNC\_MPU68) or LIDD\_CONFIG\_ASYNC\_MPU68) or Intel (LIDD\_CONFIG\_SYNC\_MPU80) or LIDD\_CONFIG\_ASYNC\_MPU80) modes which employ an external address latch.

When configured in Hitachi mode (LIDD\_CONFIG\_ASYNC\_HITACHI), this function should not be used. In this case the functions ROM\_LCDIDDCommandWrite() and ROM\_LCDIDDDataWrite() may be used to transfer command and data bytes to the panel.

This function must not be called if the LIDD interface is currently configured to expect DMA transactions. If DMA was previously used to write to the panel, ROM\_LCDIDDDMADisable() must be called before this function can be used.

#### Note:

CS1 is not available when operating in Sync MPU68 or Sync MPU80 modes.

#### **Returns:**

None.

# 17.2.1.11 ROM\_LCDIDDStatusRead

Reads a status word from the display when the LCD controller is in LIDD mode.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIDDStatusRead is a function pointer located at ROM\_LCDTABLE[11].

#### Parameters:

*ui32Base* specifies the LCD controller module base address. *ui32CS* specifies the chip select to use. Valid values are 0 and 1.

#### **Description:**

This function reads the 16 bit status word from the display when the LCD controller is in LIDD mode. A status read occurs with the ALE signal active. If the interface is configured in Hitachi mode (LIDD\_CONFIG\_ASYNC\_HITACHI), this operation corresponds to a command mode read.

This function must not be called if the LIDD interface is currently configured to expect DMA transactions. If DMA was previously used to write to the panel, ROM\_LCDIDDDMADisable() must be called before this function can be used.

## Note:

CS1 is not available when operating in Sync MPU68 or Sync MPU80 modes.

## Returns:

Returns the status word read from the display panel.

## 17.2.1.12 ROM\_LCDIDDTimingSet

Sets the LCD controller interface timing when in LIDD mode.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIDDTimingSet is a function pointer located at ROM\_LCDTABLE[12].

#### Parameters:

ui32Base specifies the LCD controller module base address.ui32CS specifies the chip select whose timings are to be set.psTiming points to a structure containing the desired timing parameters.

#### **Description:**

This function is used in LIDD mode to set the setup, strobe and hold times for the various interface control signals. Independent timings are stored for each of the two supported chip selects offered by the LCD controller.

For a definition of the timing parameters required, see the definition of tLCDIDDTiming.

#### Note:

CS1 is not available when operating in Sync MPU68 or Sync MPU80 modes.

#### Returns:

None

# 17.2.1.13 ROM\_LCDIntClear

Clears LCD controller interrupt sources.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIntClear is a function pointer located at ROM\_LCDTABLE[13].

#### Parameters:

*ui32Base* is the base address of the controller.*ui32IntFlags* is a bit mask of the interrupt sources to be cleared.

#### **Description:**

The specified LCD controller interrupt sources are cleared so that they no longer assert. This function must be called in the interrupt handler to keep the interrupt from being triggered again immediately upon exit.

The *ui32IntFlags* parameter is the logical OR of any of the following:

- LCD\_INT\_DMA\_DONE This interrupt indicates that a LIDD DMA transfer is complete.
- LCD\_INT\_RASTER\_FRAME\_DONE This interrupt indicates that a raster-mode frame is complete.
- LCD\_INT\_SYNC\_LOST This interrupt indicates that frame synchronization was lost.
- LCD\_INT\_AC\_BIAS\_CNT This interrupt is valid for passive matrix panels only and indicates that that AC bias transition counter has decremented to zero. The counter, set by a call to ROM\_LCDRasterACBiasIntCountSet(), is reloaded but remains disabled until this interrupt is cleared.
- LCD\_INT\_UNDERFLOW This interrupt indicates that a data underflow occurred. The internal FIFO was empty when the output logic attempted to read data to send to the display.
- **LCD\_INT\_PAL\_LOAD** This interrupt indicates that the color palette has been loaded.
- LCD\_INT\_EOF0 This interrupt indicates that the raw End-of-Frame 0 has been signaled.
- LCD\_INT\_EOF2 This interrupt indicates that the raw End-of-Frame 1 has been signaled.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

## **Returns:**

None.

# 17.2.1.14 ROM\_LCDIntDisable

Disables individual LCD controller interrupt sources.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIntDisable is a function pointer located at ROM\_LCDTABLE[14].

## Parameters:

*ui32Base* is the base address of the controller. *ui32IntFlags* is the bit mask of the interrupt sources to be disabled.

## **Description:**

This function disables the indicated LCD controller interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The ui32IntFlags parameter is the logical OR of any of the following:

**LCD\_INT\_DMA\_DONE** - This interrupt indicates that a LIDD DMA transfer is complete.

- LCD\_INT\_RASTER\_FRAME\_DONE This interrupt indicates that a raster-mode frame is complete.
- LCD\_INT\_SYNC\_LOST This interrupt indicates that frame synchronization was lost.
- LCD\_INT\_AC\_BIAS\_CNT This interrupt is valid for passive matrix panels only and indicates that that AC bias transition counter has decremented to zero. The counter, set by a call to ROM\_LCDRasterACBiasIntCountSet(), is reloaded but remains disabled until this interrupt is cleared.
- LCD\_INT\_UNDERFLOW This interrupt indicates that a data underflow occurred. The internal FIFO was empty when the output logic attempted to read data to send to the display.
- LCD\_INT\_PAL\_LOAD This interrupt indicates that the color palette has been loaded.
- **LCD INT EOF0** This interrupt indicates that the raw End-of-Frame 0 has been signaled.
- LCD INT EOF2 This interrupt indicates that the raw End-of-Frame 1 has been signaled.

#### **Returns:**

None.

## 17.2.1.15 ROM\_LCDIntEnable

Enables individual LCD controller interrupt sources.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIntEnable is a function pointer located at ROM\_LCDTABLE[15].

## Parameters:

ui32Base is the base address of the controller.

ui32IntFlags is the bit mask of the interrupt sources to be enabled.

#### **Description:**

This function enables the indicated LCD controller interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter is the logical OR of any of the following:

- **LCD\_INT\_DMA\_DONE** This interrupt indicates that a LIDD DMA transfer is complete.
- LCD\_INT\_RASTER\_FRAME\_DONE This interrupt indicates that a raster-mode frame is complete.
- LCD\_INT\_SYNC\_LOST This interrupt indicates that frame synchronization was lost.
- LCD\_INT\_AC\_BIAS\_CNT This interrupt is valid for passive matrix panels only and indicates that that AC bias transition counter has decremented to zero. The counter, set by a call to ROM\_LCDRasterACBiasIntCountSet(), is reloaded but remains disabled until this interrupt is cleared.

- LCD\_INT\_UNDERFLOW This interrupt indicates that a data underflow occurred. The internal FIFO was empty when the output logic attempted to read data to send to the display.
- LCD\_INT\_PAL\_LOAD This interrupt indicates that the color palette has been loaded.
- **LCD\_INT\_EOF0** This interrupt indicates that the raw End-of-Frame 0 has been signaled.
- **LCD\_INT\_EOF1** This interrupt indicates that the raw End-of-Frame 1 has been signaled.

#### **Returns:**

None.

# 17.2.1.16 ROM\_LCDIntStatus

Gets the current LCD controller interrupt status.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDIntStatus is a function pointer located at ROM\_LCDTABLE[0].

## Parameters:

ui32Base is the base address of the controller.

**bMasked** is false if the raw interrupt status is required and true if the masked interrupt status is required.

#### **Description:**

This function returns the interrupt status for the LCD controller. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### **Returns:**

Returns the current interrupt status as the logical OR of any of the following:

- LCD\_INT\_DMA\_DONE This interrupt indicates that a LIDD DMA transfer is complete.
- LCD\_INT\_RASTER\_FRAME\_DONE This interrupt indicates that a raster-mode frame is complete.
- LCD\_INT\_SYNC\_LOST This interrupt indicates that frame synchronization was lost.
- LCD\_INT\_AC\_BIAS\_CNT This interrupt is valid for passive matrix panels only and indicates that that AC bias transition counter has decremented to zero. The counter, set by a call to ROM\_LCDRasterACBiasIntCountSet(), is reloaded but remains disabled until this interrupt is cleared.
- LCD\_INT\_UNDERFLOW This interrupt indicates that a data underflow occurred. The internal FIFO was empty when the output logic attempted to read data to send to the display.
- LCD\_INT\_PAL\_LOAD This interrupt indicates that the color palette has been loaded.
- **LCD\_INT\_EOF0** This interrupt indicates that the raw End-of-Frame 0 has been signaled.
- LCD\_INT\_EOF2 This interrupt indicates that the raw End-of-Frame 1 has been signaled.

# 17.2.1.17 ROM\_LCDModeSet

Configures the basic operating mode and clock rate for the LCD controller.

## Prototype:

```
uint32_t
ROM_LCDModeSet(uint32_t ui32Base,
uint8_t ui8Mode,
uint32_t ui32PixClk,
uint32_t ui32SysClk)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDModeSet is a function pointer located at ROM\_LCDTABLE[16].

#### **Parameters:**

ui32Base specifies the LCD controller module base address.

ui8Mode specifies the basic operating mode to be used.

ui32PixClk specifies the desired LCD controller pixel or master clock rate in Hz.

ui32SysClk specifies the current system clock rate in Hz.

#### **Description:**

This function sets the basic operating mode of the LCD controller and also its master clock. The *ui8Mode* parameter may be set to either LCD\_MODE\_LIDD or LCD\_MODE\_RASTER. LCD\_MODE\_LIDD is used to select LCD Interface Display Driver mode for character panels connected via an asynchronous interface (CS, WE, OE, ALE, data) and LCD\_MODE\_RASTER is used to communicate with panels via a synchronous video interface using data and sync signals. Additionally, LIDD\_MODE\_AUTO\_UFLOW\_RESTART may be ORed with either of these modes to indicate that the hardware should restart automatically if a data underflow occurs.

The *ui32PixClk* parameter specifies the desired master clock for the the LCD controller. In LIDD mode, this value controls the MCLK used in communication with the display and valid values are between *ui32SysClk* and *ui32SysClk/255*. In raster mode, *ui32PixClk* specifies the pixel clock rate for the raster interface and valid values are between *ui32SysClk/2* and *ui32SysClk/255*. The actual clock rate set may differ slightly from the desired rate due to the fact that only integer dividers are supported. The rate set will, however, be no higher than the requested value.

The *ui32SysClk* parameter provides the current system clock rate and is used to allow the LCD controller clock rate divisor to be correctly set to give the desired *ui32PixClk* rate.

#### **Returns:**

Returns the actual LCD controller pixel clock or MCLK rate set.

# 17.2.1.18 ROM\_LCDRasterACBiasIntCountSet

Sets the number of AC bias pin transitions per interrupt.

## Prototype:

void

```
ROM_LCDRasterACBiasIntCountSet(uint32_t ui32Base,
uint8_t ui8Count)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDRasterACBiasIntCountSet is a function pointer located at ROM\_LCDTABLE[17].

#### Parameters:

ui32Base is the base address of the controller.

*ui8Count* is the number of AC bias pin transitions to count before the AC bias count interrupt is asserted. Valid values are from 0 to 15.

#### **Description:**

This function is used to set the number of AC bias transitions between each AC bias count interrupt (LCD\_INT\_AC\_BIAS\_CNT). If *ui8Count* is 0, no AC bias count interrupt is generated.

#### **Returns:**

None.

# 17.2.1.19 ROM\_LCDRasterConfigSet

Sets the LCD controller interface timing when in raster mode.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDRasterConfigSet is a function pointer located at ROM\_LCDTABLE[18].

#### **Parameters:**

ui32Base specifies the LCD controller module base address.

ui32Config specifies properties of the raster interface and the attached display panel.

ui8PalLoadDelay specifies the number of system clocks to wait between each 16 halfword (16-bit) burst when loading the palette from SRAM into the internal palette RAM of the controller.

#### **Description:**

This function configures the basic operating mode of the raster interface and specifies the type of panel that the controller is to drive.

The *ui32Config* parameter must defined one of the following to select the required target panel type and output pixel format:

RASTER\_FMT\_ACTIVE\_24BPP\_PACKED selects an active matrix display and uses a packed 24-bit per pixel packet frame buffer where 4 pixels are described within 3 consecutive 32-bit words.

- RASTER\_FMT\_ACTIVE\_24BPP\_UNPACKED selects an active matrix display and uses an unpacked 24-bit per pixel packet frame buffer where each 32-bit word contains a single pixel and 8 bits of padding.
- RASTER\_FMT\_ACTIVE\_16BPP selects an active matrix display and uses a 16-bit per pixel frame buffer with 2 pixels in each 32-bit word.
- RASTER\_FMT\_ACTIVE\_PALETTIZED\_12BIT selects an active matrix display and uses a 1, 2, 4 or 8bpp frame buffer with palette lookup. Output color data is described in 12-bit format using bits 11:0 of the data bus. The frame buffer pixel format is defined by the value passed in the *ui32Type* parameter to ROM\_LCDRasterPaletteSet().
- RASTER\_FMT\_ACTIVE\_PALETTIZED\_16BIT selects an active matrix display and uses a 1, 2, 4 or 8bpp frame buffer with palette lookup. Output color data is described in 16-bit 5:6:5 format. The frame buffer pixel format is defined by the value passed in the *ui32Type* parameter to ROM\_LCDRasterPaletteSet().
- RASTER\_FMT\_PASSIVE\_MONO\_4PIX selects a monochrome, passive matrix display which outputs 4 pixels on each pixel clock.
- RASTER\_FMT\_PASSIVE\_MONO\_8PIX selects a monochrome, passive matrix display which outputs 8 pixels on each pixel clock.
- RASTER\_FMT\_PASSIVE\_COLOR\_12BIT selects a passive matrix display and uses a 12bpp frame buffer. The palette is bypassed and 12-bit pixel data is sent to the grayscaler for the display.
- RASTER\_FMT\_PASSIVE\_COLOR\_16BIT selects a passive matrix display and uses a 16bpp frame buffer with pixels in 5:6:5 format. Only the 4 most significant bits of each color component are sent to the grayscaler for the display.

Additionally, the following flags may be ORed into *ui32Config:* 

- **RASTER\_ACTVID\_DURING\_BLANK** sets Actvid to toggle during vertical blanking.
- RASTER\_NIBBLE\_MODE\_ENABLED enables nibble mode. This works with RASTER\_READ\_ORDER\_REVERSED to determine how 1, 2 and 4bpp pixels are extracted from words read from the frame buffer. If specified, words read from the frame buffer are byte swapped prior to individual pixels being parsed from them.
- RASTER\_LOAD\_DATA\_ONLY tells the controller to read only pixel data from the frame buffer and to use the last palette read. No palette load is performed.
- RASTER\_LOAD\_PALETTE\_ONLY tells the controller to read only the palette data from the frame buffer.
- RASTER\_READ\_ORDER\_REVERSED when using 1, 2, 4 and 8bpp frame buffers, this option reverses the order in which frame buffer words are parsed. When this option is specified, the leftmost pixel in a word is taken from the most significant bits. When absent, the leftmost pixel is parsed from the least significant bits.

If the LCD controller's raster engine is enabled when this function is called, it is disabled as a side effect of the call.

# **Returns:**

None.

# 17.2.1.20 ROM\_LCDRasterDisable

Disables the raster output.

## Prototype:

```
void
ROM_LCDRasterDisable(uint32_t ui32Base)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDRasterDisable is a function pointer located at ROM\_LCDTABLE[19].

## Parameters:

ui32Base is the base address of the controller.

#### **Description:**

This function disables the LCD controller raster output and stops driving the attached display.

## Note:

Once disabled, the raster engine continues to scan data until the end of the current frame. If the display is to be re-enabled, this must not be done until after the final **LCD\_INT\_RASTER\_FRAME\_DONE** has been received, indicating that the raster engine has stopped.

## **Returns:**

None.

# 17.2.1.21 ROM\_LCDRasterEnable

Enables the raster output.

# Prototype:

void
ROM\_LCDRasterEnable(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDRasterEnable is a function pointer located at ROM\_LCDTABLE[20].

## Parameters:

ui32Base is the base address of the controller.

## **Description:**

This function enables the LCD controller raster output and starts displaying the content of the current frame buffer on the attached panel. Prior to enabling the raster output, ROM\_LCDModeSet(), ROM\_LCDRasterConfigSet(), ROM\_LCDDMAConfigSet(), ROM\_LCDRasterTimingSet(), ROM\_LCDRasterPaletteSet() and ROM\_LCDRasterFrameBufferSet() must have been called.

## **Returns:**

None.

# 17.2.1.22 ROM\_LCDRasterEnabled

Determines whether or not the raster output is currently enabled.

# Prototype:

bool
ROM\_LCDRasterEnabled(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDRasterEnabled is a function pointer located at ROM\_LCDTABLE[27].

#### Parameters:

ui32Base is the base address of the controller.

#### **Description:**

This function may be used to query whether or not the raster output is currently enabled.

## **Returns:**

Returns true if the raster is enabled or false if it is disabled.

# 17.2.1.23 ROM\_LCDRasterFrameBufferSet

Sets the LCD controller frame buffer start address and size in raster mode.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDRasterFrameBufferSet is a function pointer located at ROM\_LCDTABLE[21].

#### **Parameters:**

ui32Base is the base address of the controller.

- ui8Buffer specifies which frame buffer to configure. Valid values are 0 and 1.
- *pui32Addr* points to the first byte of the frame buffer. This pointer must be aligned on a 32-bit (word) boundary.
- *ui32NumBytes* specifies the size of the frame buffer in bytes. This value must be a multiple of 4.

# **Description:**

This function is used to configure the position and size of one of the two supported frame buffers while in raster mode. The second frame buffer (configured when ui8Buffer is set to 1) is only used if the controller is set to operate in ping-pong mode (by specifying the **LCD\_DMA\_PING\_PONG** configuration flag on a call to ROM\_LCDDMAConfigSet()).

The format of the frame buffer depends upon the image type in use and the current raster configuration settings. If **RASTER\_LOAD\_DATA\_ONLY** was specified in a previous call to ROM\_LCDRasterConfigSet(), the frame buffer contains only packed pixel data in the required bit depth and format. In other cases, the frame buffer comprises a palette of either 8 or 128 32-bit words followed by the packed pixel data. The palette size is 8 words (16 16-bit entries) for all pixel formats other than 8bpp which uses a palette of 128 words (256 16-bit entries). Note that the 8 word palette is still present even for 12, 16 and 24-bit formats which do not use the lookup table.

The frame buffer size, specified using the *ui32NumBytes* parameter, must be the palette size (if any) plus the size of the image bitmap required for the currently configured display resolution.

ui32NumBytes = (Palette Size) + ((Width \* Height) \* BPP) / 8)

If **RASTER\_LOAD\_DATA\_ONLY** is not specified, frame buffers passed to this function must be initialized using a call to ROM\_LCDRasterPaletteSet() prior to enabling the raster output. If this is not done, the pixel format identifier and color table required by the hardware is not present and the results are unpredictable.

#### **Returns:**

None.

# 17.2.1.24 ROM\_LCDRasterPaletteSet

Initializes the color palette in a frame buffer.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDRasterPaletteSet is a function pointer located at ROM\_LCDTABLE[22].

#### Parameters:

ui32Base is the base address of the controller.

- *ui32Type* specifies the type of pixel data to be held in the frame buffer and also the format of the source color values passed.
- *pui32Addr* points to the start of the frame buffer into which the palette information is to be written.
- *pui32SrcColors* points to the first color value which is to be written into the frame buffer palette.

*ui32Start* specifies the index of the first color in the palette to update.

*ui32Count* specifies the number of source colors to be copied into the frame buffer palette.

## **Description:**

This function is used to initialize the color palette stored at the beginning of a frame buffer. It writes the relevant pixel type into the first entry of the frame buffer and copies the requested number of colors from a source buffer into the palette starting at the required index, optionally converting them from 24-bit color format into the 12-bit format used by the LCD controller.

*ui32Type* must be set to one of the following values to indicate the type of frame buffer whose palette is being initialized:

- LCD\_PALETTE\_TYPE\_1BPP configures this as a 1 bit per pixel (monochrome) frame buffer. This format requires a 2 entry palette.
- LCD\_PALETTE\_TYPE\_2BPP configures this as a 2 bit per pixel frame buffer. This format requires a 4 entry palette.
- LCD\_PALETTE\_TYPE\_4BPP configures this as a 4 bit per pixel frame buffer. This format requires a 4 entry palette.
- LCD\_PALETTE\_TYPE\_8BPP configures this as an 8 bit per pixel frame buffer. This format requires a 256 entry palette.
- LCD\_PALETTE\_TYPE\_DIRECT configures this as a direct color (12, 16 or 24 bit per pixel). The color palette is not used in these modes but the frame buffer type must still be initialized to ensure that the hardware uses the correct pixel type. When this value is used, the format of the pixels in the frame buffer is defined by the *ui32Config* parameter previously passed to ROM\_LCDRasterConfigSet().

Optionally, the LCD\_PALETTE\_SRC\_24BIT flag may be ORed into *ui32Type* to indicate that the supplied colors in the *pui32SrcColors* array are in the 24-bit format as used by the TivaWare Graphics Library with one color stored in each 32-bit word. In this case, the colors read from the source array are converted to the 12-bit format used by the LCD controller before being written into the frame buffer palette.

If **LCD\_PALETTE\_SRC\_24BIT** is not present, it is assumed that the *pui32SrcColors* array contains 12-bit colors in the format required by the LCD controller with 2 colors stored in each 32-bit word. In this case the values are copied directly into the frame buffer palette without any reformatting.

#### **Returns:**

None.

# 17.2.1.25 ROM\_LCDRasterSubPanelConfigSet

Sets the position and size of the subpanel on the raster display.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDRasterSubPanelConfigSet is a function pointer located at ROM\_LCDTABLE[23].

# Parameters:

ui32Base is the base address of the controller.

- ui32Flags may be either LCD\_SUBPANEL\_AT\_TOP to show frame buffer image data in the top portion of the display and default color in the bottom portion, or LCD\_SUBPANEL\_AT\_BOTTOM to show image data at the bottom of the display and default color at the top.
- ui32BottomLines defines the number of lines comprising the bottom portion of the display. If LCD\_SUBPANEL\_AT\_TOP is set in ui32Flags, these lines contain the default pixel color when the subpanel is enabled, otherwise they contain image data.
- *ui32DefaultPixel* is the 24-bit RGB color to show in the portion of the display not configured to show image data.

## **Description:**

The LCD controller provides a feature which allows a portion of the display to be filled with a default color rather than image data from the frame buffer. This may be used to reduce SRAM bandwidth requirements since no data is fetched for lines containing the default color. This feature is only available when the LCD controller is in raster mode and configured to drive an active matrix display.

The subpanel area containing image data from the frame buffer may be positioned either at the top or bottom of the display as controlled by the value of *ui32Flags*. The height of the bottom portion of the display is defined by *ui32BottomLines*.

When a subpanel is configured, the application must also reconfigure the frame buffer to ensure that it contains the correct number of lines for the subpanel size in use. This can be achieved by calling ROM\_LCDRasterFrameBufferSet() with the *ui32NumBytes* parameter set appropriately to describe the required number of active video lines in the subpanel area.

The subpanel display mode is not enabled using this function. To enable the subpanel once it has been configured, call ROM\_LCDRasterSubPanelEnable().

# **Returns:**

None.

# 17.2.1.26 ROM\_LCDRasterSubPanelDisable

Disables subpanel display mode.

# Prototype:

void
ROM\_LCDRasterSubPanelDisable(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDRasterSubPanelDisable is a function pointer located at ROM\_LCDTABLE[24].

## Parameters:

ui32Base is the base address of the controller.

#### **Description:**

This function disables subpanel display mode and reverts to showing the entire frame buffer image on the display. After the subpanel is disabled, the frame buffer size must be reconfigured

to match the full dimensions of the display area by calling ROM\_LCDRasterFrameBufferSet() with an appropriate value for the *ui32NumBytes* parameter.

Returns:

None.

# 17.2.1.27 ROM\_LCDRasterSubPanelEnable

Enables subpanel display mode.

# Prototype:

```
void
ROM_LCDRasterSubPanelEnable(uint32_t ui32Base)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDRasterSubPanelEnable is a function pointer located at ROM\_LCDTABLE[25].

## Parameters:

ui32Base is the base address of the controller.

#### **Description:**

This function enables subpanel display mode and displays a default color rather than image data in the number of lines and at the position specified by a previous call to ROM\_LCDRasterSubPanelConfigSet(). Prior to calling ROM\_LCDRasterSubPanelEnable(), the frame buffer should have been reconfigured to match the desired subpanel size using a call to ROM\_LCDRasterFrameBufferSet().

Subpanel display is only possible when the LCD controller is in raster mode and is configured to drive an active matrix display.

#### **Returns:**

None.

# 17.2.1.28 ROM\_LCDRasterTimingSet

Sets the LCD controller interface timing when in raster mode.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_LCDTABLE is an array of pointers located at ROM\_APITABLE[41]. ROM\_LCDRasterTimingSet is a function pointer located at ROM\_LCDTABLE[26].

#### Parameters:

ui32Base specifies the LCD controller module base address.

*psTiming* points to a structure containing the desired timing parameters.

# **Description:**

This function is used in raster mode to set the panel size and sync timing parameters.

For a definition of the timing parameters required, see the definition of tLCDRasterTiming.

# **Returns:**

None

# **18 Memory Protection Unit (MPU)**

Introduction	
Functions	

# 18.1 Introduction

The Memory Protection Unit (MPU) API provides functions to configure the MPU. The MPU is tightly coupled to the Cortex-M processor core and provides a means to establish access permissions on regions of memory.

Up to eight memory regions can be defined. Each region has a base address and a size. The size is specified as a power of 2 between 32 bytes and 4 GB, inclusive. The region's base address must be aligned to the size of the region. Each region also has access permissions. Code execution can be allowed or disallowed for a region. A region can be configured for read-only access, read/write access, or no access for both privileged and user modes. Access permissions can be used to create an environment where only kernel or system code can access certain hardware registers or sections of code.

The MPU creates 8 sub-regions within each region. Any sub-region or combination of sub-regions can be disabled, allowing creation of "holes" or complex overlaying regions with different permissions. The sub-regions can also be used to create an unaligned beginning or ending of a region by disabling one or more of the leading or trailing sub-regions.

Once the regions are defined and the MPU is enabled, any access violation of a region causes a memory management fault, and the fault handler is activated.

Generally, the memory protection regions should be defined before enabling the MPU. The regions can be configured by calling ROM\_MPURegionSet() once for each region to be configured.

A region that is defined by ROM\_MPURegionSet() can be initially enabled or disabled. If the region is not initially enabled, it can be enabled later by calling ROM\_MPURegionEnable(). An enabled region can be disabled by calling ROM\_MPURegionDisable(). When a region is disabled, its configuration is preserved as long as it is not overwritten. In this case, it can be enabled again with ROM\_MPURegionEnable() without the need to reconfigure the region.

Care must be taken when setting up a protection region using ROM\_MPURegionSet(). The function writes to multiple registers and is not protected from interrupts. Therefore, it is possible that an interrupt which accesses a region may occur while that region is in the process of being changed. The safest way to protect against this is to make sure that a region is always disabled before making any changes. Otherwise, it is up to the caller to ensure that ROM\_MPURegionSet() is always called from within code that cannot be interrupted, or from code that is not affected if an interrupt occurs while the region attributes are being changed.

The attributes of a region that have already been programmed can be retrieved and saved using the ROM\_MPURegionGet() function. This function is intended to save the attributes in a format that can be used later to reload the regionusing the ROM\_MPURegionSet() function. Note that the enable state of the region is saved with the attributes and takes effect when the region is reloaded.

When one or more regions are defined, the MPU can be enabled by calling ROM\_MPUEnable(). This function turns on the MPU and also defines the behavior in privileged mode and in the Hard Fault and NMI fault handlers. The MPU can be configured so that when in privileged mode and no regions are enabled, a default memory map is applied. If this feature is not enabled, then a

memory management fault is generated if the MPU is enabled and no regions are configured and enabled. The MPU can also be set to use a default memory map when in the Hard Fault or NMI handlers, instead of using the configured regions. All of these features are selected when calling ROM\_MPUEnable(). When the MPU is enabled, it can be disabled by calling ROM\_MPUDisable().

# 18.2 Functions

# **Functions**

- void ROM\_MPUDisable (void)
- void ROM\_MPUEnable (uint32\_t ui32MPUConfig)
- uint32\_t ROM\_MPURegionCountGet (void)
- void ROM\_MPURegionDisable (uint32\_t ui32Region)
- void ROM\_MPURegionEnable (uint32\_t ui32Region)
- void ROM\_MPURegionGet (uint32\_t ui32Region, uint32\_t \*pui32Addr, uint32\_t \*pui32Flags)
- void ROM\_MPURegionSet (uint32\_t ui32Region, uint32\_t ui32Addr, uint32\_t ui32Flags)

# 18.2.1 Function Documentation

# 18.2.1.1 ROM\_MPUDisable

Disables the MPU for use.

# **Prototype:**

```
void
ROM_MPUDisable(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPUDisable is a function pointer located at ROM\_MPUTABLE[1].

# **Description:**

This function disables the Cortex-M memory protection unit. When the MPU is disabled, the default memory map is used and memory management faults are not generated.

#### **Returns:**

None.

# 18.2.1.2 ROM\_MPUEnable

Enables and configures the MPU for use.

# Prototype:

```
void
ROM_MPUEnable(uint32_t ui32MPUConfig)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPUEnable is a function pointer located at ROM\_MPUTABLE[0].

## Parameters:

ui32MPUConfig is the logical OR of the possible configurations.

## **Description:**

This function enables the Cortex-M memory protection unit. It also configures the default behavior when in privileged mode and while handling a hard fault or NMI. Prior to enabling the MPU, at least one region must be set by calling ROM\_MPURegionSet() or else by enabling the default region for privileged mode by passing the **MPU\_CONFIG\_PRIV\_DEFAULT** flag to ROM\_MPUEnable(). Once the MPU is enabled, a memory management fault is generated for memory access violations.

The *ui32MPUConfig* parameter should be the logical OR of any of the following:

- MPU\_CONFIG\_PRIV\_DEFAULT enables the default memory map when in privileged mode and when no other regions are defined. If this option is not enabled, then there must be at least one valid region already defined when the MPU is enabled.
- MPU\_CONFIG\_HARDFLT\_NMI enables the MPU while in a hard fault or NMI exception handler. If this option is not enabled, then the MPU is disabled while in one of these exception handlers and the default memory map is applied.
- MPU\_CONFIG\_NONE chooses none of the above options. In this case, no default memory map is provided in privileged mode, and the MPU is not enabled in the fault handlers.

# **Returns:**

None.

# 18.2.1.3 ROM\_MPURegionCountGet

Gets the count of regions supported by the MPU.

# Prototype:

uint32\_t
ROM\_MPURegionCountGet(void)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPURegionCountGet is a function pointer located at ROM\_MPUTABLE[2].

#### **Description:**

This function is used to get the total number of regions that are supported by the MPU, including regions that are already programmed.

#### **Returns:**

The number of memory protection regions that are available for programming using ROM\_MPURegionSet().

# 18.2.1.4 ROM\_MPURegionDisable

Disables a specific region.

# Prototype:

void
ROM\_MPURegionDisable(uint32\_t ui32Region)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPURegionDisable is a function pointer located at ROM\_MPUTABLE[4].

# Parameters:

ui32Region is the region number to disable.

# **Description:**

This function is used to disable a previously enabled memory protection region. The region remains configured if it is not overwritten with another call to ROM\_MPURegionSet(), and can be enabled again by calling ROM\_MPURegionEnable().

# Returns:

None.

# 18.2.1.5 ROM\_MPURegionEnable

Enables a specific region.

# Prototype:

void
ROM\_MPURegionEnable(uint32\_t ui32Region)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPURegionEnable is a function pointer located at ROM\_MPUTABLE[3].

# Parameters:

ui32Region is the region number to enable.

# **Description:**

This function is used to enable a memory protection region. The region should already be configured with the ROM\_MPURegionSet() function. Once enabled, the memory protection rules of the region are applied and access violations cause a memory management fault.

# Returns:

None.

# 18.2.1.6 ROM\_MPURegionGet

Gets the current settings for a specific region.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPURegionGet is a function pointer located at ROM\_MPUTABLE[6].

#### Parameters:

ui32Region is the region number to get.pui32Addr points to storage for the base address of the region.pui32Flags points to the attribute flags for the region.

#### **Description:**

This function retrieves the configuration of a specific region. The meanings and format of the parameters is the same as that of the ROM\_MPURegionSet() function.

This function can be used to save the configuration of a region for later use with the ROM\_MPURegionSet() function. The region's enable state is preserved in the attributes that are saved.

#### Returns:

None.

# 18.2.1.7 ROM\_MPURegionSet

Sets up the access rules for a specific region.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPURegionSet is a function pointer located at ROM\_MPUTABLE[5].

## Parameters:

ui32Region is the region number to set up.

*ui32Addr* is the base address of the region. It must be aligned according to the size of the region specified in ui32Flags.

ui32Flags is a set of flags to define the attributes of the region.

#### **Description:**

This function sets up the protection rules for a region. The region has a base address and a set of attributes including the size. The base address parameter, *ui32Addr*, must be aligned according to the size, and the size must be a power of 2.

The *ui32Flags* parameter is the logical OR of all of the attributes of the region. It is a combination of choices for region size, execute permission, read/write permissions, disabled subregions, and a flag to determine if the region is enabled.

The size flag determines the size of a region and must be one of the following:

- MPU\_RGN\_SIZE\_32B
- MPU RGN SIZE 64B
- MPU\_RGN\_SIZE\_128B
- MPU\_RGN\_SIZE\_256B
- MPU RGN SIZE 512B
- MPU\_RGN\_SIZE\_1K
- MPU\_RGN\_SIZE\_2K
- MPU\_RGN\_SIZE\_4K
- MPU\_RGN\_SIZE\_8K
- MPU RGN SIZE 16K
- MPU RGN SIZE 32K
- MPU RGN SIZE 64K
- MPU RGN SIZE 128K
- MPU RGN SIZE 256K
- MPU RGN SIZE 512K
- MPU\_RGN\_SIZE\_1M
- MPU RGN SIZE 2M
- MPU\_RGN\_SIZE\_4M
- MPU RGN SIZE 8M
- MPU RGN SIZE 16M
- MPU\_RGN\_SIZE\_32M
- MPU RGN SIZE 64M
- MPU RGN SIZE 128M
- MPU RGN SIZE 256M
- MPU\_RGN\_SIZE\_512M
- MPU RGN SIZE 1G
- MPU RGN SIZE 2G
- MPU RGN SIZE 4G

The execute permission flag must be one of the following:

- MPU\_RGN\_PERM\_EXEC enables the region for execution of code
- MPU\_RGN\_PERM\_NOEXEC disables the region for execution of code

The read/write access permissions are applied separately for the privileged and user modes. The read/write access flags must be one of the following:

- MPU\_RGN\_PERM\_PRV\_NO\_USR\_NO no access in privileged or user mode
- MPU\_RGN\_PERM\_PRV\_RW\_USR\_NO privileged read/write, user no access
- MPU RGN PERM PRV RW USR RO privileged read/write, user read-only
- MPU\_RGN\_PERM\_PRV\_RW\_USR\_RW privileged read/write, user read/write
- MPU RGN PERM PRV RO USR NO privileged read-only, user no access
- MPU\_RGN\_PERM\_PRV\_RO\_USR\_RO privileged read-only, user read-only

The region is automatically divided into 8 equally-sized sub-regions by the MPU. Sub-regions can only be used in regions of size 256 bytes or larger. Any of these 8 sub-regions can be disabled, allowing for creation of "holes" in a region which can be left open, or overlaid by another region with different attributes. Any of the 8 sub-regions can be disabled with a logical OR of any of the following flags:

- MPU\_SUB\_RGN\_DISABLE\_0
- MPU\_SUB\_RGN\_DISABLE\_1
- MPU\_SUB\_RGN\_DISABLE\_2
- MPU\_SUB\_RGN\_DISABLE\_3
- MPU\_SUB\_RGN\_DISABLE\_4
- MPU\_SUB\_RGN\_DISABLE\_5
- MPU\_SUB\_RGN\_DISABLE\_6
- MPU\_SUB\_RGN\_DISABLE\_7

Finally, the region can be initially enabled or disabled with one of the following flags:

- MPU\_RGN\_ENABLE
- MPU\_RGN\_DISABLE

As an example, to set a region with the following attributes: size of 32 KB, execution enabled, read-only for both privileged and user, one sub-region disabled, and initially enabled; the *ui32Flags* parameter would have the following value:

(MPU\_RGN\_SIZE\_32K | MPU\_RGN\_PERM\_EXEC | MPU\_RGN\_PERM\_PRV\_RO\_USR\_RO | MPU\_SUB\_RGN\_DISABLE\_2 | MPU\_RGN\_ENABLE)

# Note:

This function writes to multiple registers and is not protected from interrupts. It is possible that an interrupt which accesses a region may occur while that region is in the process of being changed. The safest way to handle this is to disable a region before changing it. Refer to the discussion of this in the introduction.

# Returns:

None.

# 19 1-Wire Master Module

ntroduction	341
IPI Functions	341

# 19.1 Introduction

The 1-Wire API provides functions to use the 1-Wire Master module in the Tiva microcontroller.

The 1-Wire specification defines a bi-directional serial communication protocol that provides both power and data over a single wire. The 1-Wire Master module can interface with one or more slave devices. Typical slave devices include thermometers, mixed-signal devices, memory, and authentication devices.

Some features of the 1-Wire Master module include:

- Support for standard and overdrive speeds, including a late-sample mechanism
- Data size transfers of 1, 2, 3, or 4 bytes with sub-byte support
- Interrupt capability for transaction pacing and line error

# 19.2 API Functions

# **Functions**

- void ROM\_OneWireBusReset (uint32\_t ui32Base)
- uint32\_t ROM\_OneWireBusStatus (uint32\_t ui32Base)
- void ROM\_OneWireDataGet (uint32\_t ui32Base, uint32\_t \*pui32Data)
- bool ROM\_OneWireDataGetNonBlocking (uint32\_t ui32Base, uint32\_t \*pui32Data)
- void ROM\_OneWireDMADisable (uint32\_t ui32Base, uint32\_t ui32DMAFlags)
- void ROM\_OneWireDMAEnable (uint32\_t ui32Base, uint32\_t ui32DMAFlags)
- void ROM\_OneWireInit (uint32\_t ui32Base, uint32\_t ui32InitFlags)
- void ROM\_OneWireIntClear (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_OneWireIntDisable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_OneWireIntEnable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- uint32\_t ROM\_OneWireIntStatus (uint32\_t ui32Base, bool bMasked)
- void ROM\_OneWireTransaction (uint32\_t ui32Base, uint32\_t ui32OpMode, uint32\_t ui32Data, uint32\_t ui32BitCnt)

# 19.2.1 Function Documentation

19.2.1.1 ROM\_OneWireBusReset

Issues a reset on the 1-Wire bus.

## Prototype:

```
void
ROM_OneWireBusReset(uint32_t ui32Base)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ONEWIRETABLE is an array of pointers located at ROM\_APITABLE[34]. ROM\_OneWireBusReset is a function pointer located at ROM\_ONEWIRETABLE[1].

## **Parameters:**

ui32Base specifies the base address of the 1-Wire module.

## **Description:**

This function causes the 1-Wire module to generate a reset signal on the 1-Wire bus.

# Returns:

None.

# 19.2.1.2 ROM\_OneWireBusStatus

Retrieves the 1-Wire bus condition status.

## Prototype:

```
uint32_t
ROM_OneWireBusStatus(uint32_t ui32Base)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ONEWIRETABLE is an array of pointers located at ROM\_APITABLE[34]. ROM\_OneWireBusStatus is a function pointer located at ROM\_ONEWIRETABLE[2].

#### **Parameters:**

ui32Base specifies the base address of the 1-Wire module.

# **Description:**

This function returns the 1-Wire bus conditions reported by the 1-Wire module. These conditions could be a logical OR of any of the following:

- ONEWIRE\_BUS\_STATUS\_BUSY A read, write, or reset is active.
- ONEWIRE\_BUS\_STATUS\_NO\_SLAVE No slave presence pulses detected.
- ONEWIRE\_BUS\_STATUS\_STUCK The bus is being held low by non-master.

#### **Returns:**

Returns the 1-Wire bus conditions if detected else zero.

# 19.2.1.3 ROM\_OneWireDataGet

Retrieves data from the 1-Wire interface.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ONEWIRETABLE is an array of pointers located at ROM\_APITABLE[34]. ROM\_ONEWIRETABLE is a function pointer located at ROM\_ONEWIRETABLE[3].

# Parameters:

*ui32Base* specifies the base address of the 1-Wire module. *pui32Data* is a pointer to storage to hold the read data.

## **Description:**

This function reads data from the 1-Wire module once all active bus operations are completed. By protocol definition, bit data will default to a 1. Thus if a slave did not signal any 0 bit data, this read will return 0xfffffff.

## Returns:

None.

# 19.2.1.4 ROM\_OneWireDataGetNonBlocking

Retrieves data from the 1-Wire interface.

# Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_ONEWIRETABLE is an array of pointers located at ROM_APITABLE[34].

ROM_ONEWIREDataGetNonBlocking is a function pointer located at

ROM_ONEWIRETABLE[4].
```

#### Parameters:

*ui32Base* specifies the base address of the 1-Wire module. *pui32Data* is a pointer to storage to hold the read data.

#### **Description:**

This function reads data from the 1-Wire module if there are no active operations on the bus. Otherwise it returns without reading the data from the module.

By protocol definition, bit data will default to a 1. Thus if a slave did not signal any 0 bit data, this read will return 0xfffffff.

# Returns:

Returns **true** if a data read was performed, or **false** if the bus was not idle and no data was read.

# 19.2.1.5 ROM\_OneWireDMADisable

Disables 1-Wire DMA operations.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ONEWIRETABLE is an array of pointers located at ROM\_APITABLE[34]. ROM\_OneWireDMADisable is a function pointer located at ROM\_ONEWIRETABLE[10].

# Parameters:

*ui32Base* is the base address of the 1-Wire module. *ui32DMAFlags* is a bit mask of the DMA features to disable.

# **Description:**

This function is used to disable 1-Wire DMA features that were enabled by ROM\_OneWireDMAEnable(). The specified 1-Wire DMA features are disabled. The *ui32DMAFlags* parameter is a combination of the following:

- ONEWIRE\_DMA\_BUS\_RESET Issue a 1-Wire bus reset before starting
- ONEWIRE\_DMA\_OP\_READ Read after each module transaction
- ONEWIRE\_DMA\_OP\_MULTI\_WRITE Write after each previous write
- ONEWIRE\_DMA\_OP\_MULTI\_READ Read after each previous read
- ONEWIRE\_DMA\_MODE\_SG Start DMA on enable then repeat on each completion
- ONEWIRE\_DMA\_OP\_SZ\_8 Bus read/write of 8 bits
- ONEWIRE\_DMA\_OP\_SZ\_16 Bus read/write of 16 bits
- ONEWIRE\_DMA\_OP\_SZ\_32 Bus read/write of 32 bits

# **Returns:**

None.

# 19.2.1.6 ROM\_OneWireDMAEnable

Enables 1-Wire DMA operations.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ONEWIRETABLE is an array of pointers located at ROM\_APITABLE[34]. ROM\_ONEWIREDMAEnable is a function pointer located at ROM\_ONEWIRETABLE[11].

# Parameters:

*ui32Base* is the base address of the 1-Wire module. *ui32DMAFlags* is a bit mask of the DMA features to enable.

# **Description:**

This function enables the specified 1-Wire DMA features. The 1-Wire module can be configured for write operations, read operations, small write and read operations, and scatter-gather support of mixed operations. The *ui32DMAFlags* parameter is a combination of the following:

- ONEWIRE\_DMA\_BUS\_RESET Issue a 1-Wire bus reset before starting
- ONEWIRE\_DMA\_OP\_READ Read after each module transaction
- ONEWIRE\_DMA\_OP\_MULTI\_WRITE Write after each previous write
- ONEWIRE\_DMA\_OP\_MULTI\_READ Read after each previous read
- ONEWIRE\_DMA\_MODE\_SG Start DMA on enable then repeat on each completion
- ONEWIRE\_DMA\_OP\_SZ\_8 Bus read/write of 8 bits
- ONEWIRE\_DMA\_OP\_SZ\_16 Bus read/write of 16 bits
- ONEWIRE\_DMA\_OP\_SZ\_32 Bus read/write of 32 bits

#### Note:

The uDMA controller must be properly configured before DMA can be used with the 1-Wire module.

## **Returns:**

None.

# 19.2.1.7 ROM\_OneWireInit

Initializes the 1-Wire module.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ONEWIRETABLE is an array of pointers located at ROM\_APITABLE[34]. ROM\_ONEWIREInit is a function pointer located at ROM\_ONEWIRETABLE[5].

## Parameters:

*ui32Base* specifies the base address of the 1-Wire module. *ui32InitFlags* provides the initialization flags.

#### **Description:**

This function configures and initializes the 1-Wire interface for use.

The *ui32InitFlags* parameter is a combination of the following:

- ONEWIRE\_INIT\_SPD\_STD standard speed bus timings
- ONEWIRE INIT SPD OD overdrive speed bus timings
- ONEWIRE\_INIT\_READ\_STD standard read sampling timing
- ONEWIRE\_INIT\_READ\_LATE late read sampling timing
- ONEWIRE\_INIT\_ATR standard answer-to-reset presence detect
- ONEWIRE\_INIT\_NO\_ATR no answer-to-reset presence detect
- ONEWIRE\_INIT\_STD\_POL normal signal polarity
- ONEWIRE\_INIT\_ALT\_POL alternate (reverse) signal polarity
- ONEWIRE\_INIT\_1\_WIRE\_CFG standard 1-Wire (1 data pin) setup
- ONEWIRE\_INIT\_2\_WIRE\_CFG alternate 2-Wire (2 data pin) setup

Returns: None.

# 19.2.1.8 ROM\_OneWireIntClear

Clears the 1-Wire module interrupt sources.

# **Prototype:**

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ONEWIRETABLE is an array of pointers located at ROM\_APITABLE[34]. ROM\_ONEWIREIntClear is a function pointer located at ROM\_ONEWIRETABLE[6].

# **Parameters:**

*ui32Base* specifies the base address of the 1-Wire module. *ui32IntFlags* is a bit mask of the interrupt sources to be cleared.

## **Description:**

This function clears the specified 1-Wire interrupt sources so that they no longer assert. This function must be called in the interrupt handler to keep the interrupts from being triggered again immediately upon exit. The *ui32IntFlags* parameter can be a logical OR of any of the following:

- ONEWIRE\_INT\_RESET\_DONE Bus reset has just completed.
- ONEWIRE\_INT\_OP\_DONE Read or write operation completed. If a combined write and read operation was setup, the interrupt signals the read is done.
- ONEWIRE\_INT\_NO\_SLAVE No presence detect was signaled by a slave.
- ONEWIRE\_INT\_STUCK Bus is being held low by non-master.
- ONEWIRE\_INT\_DMA\_DONE DMA operation has completed.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

# Returns:

None.

# 19.2.1.9 ROM\_OneWireIntDisable

Disables individual 1-Wire module interrupt sources.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ONEWIRETABLE is an array of pointers located at ROM\_APITABLE[34]. ROM\_OneWireIntDisable is a function pointer located at ROM\_ONEWIRETABLE[7].

## Parameters:

*ui32Base* specifies the base address of the 1-Wire module. *ui32IntFlags* is a bit mask of the interrupt sources to be disabled.

#### **Description:**

This function disables the indicated 1-Wire interrupt sources. The *ui32IntFlags* parameter can be a logical OR of any of the following:

- ONEWIRE\_INT\_RESET\_DONE Bus reset has just completed.
- ONEWIRE\_INT\_OP\_DONE Read or write operation completed. If a combined write and read operation was setup, the interrupt signals the read is done.
- ONEWIRE\_INT\_NO\_SLAVE No presence detect was signaled by a slave.
- ONEWIRE\_INT\_STUCK Bus is being held low by non-master.
- ONEWIRE\_INT\_DMA\_DONE DMA operation has completed

## Returns:

None.

# 19.2.1.10 ROM\_OneWireIntEnable

Enables individual 1-Wire module interrupt sources.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ONEWIRETABLE is an array of pointers located at ROM\_APITABLE[34]. ROM\_ONEWIREIntEnable is a function pointer located at ROM\_ONEWIRETABLE[8].

## Parameters:

*ui32Base* specifies the base address of the 1-Wire module. *ui32IntFlags* is a bit mask of the interrupt sources to be enabled.

## **Description:**

This function enables the indicated 1-Wire interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor. The *ui32IntFlags* parameter can be a logical OR of any of the following:

ONEWIRE\_INT\_RESET\_DONE - Bus reset has just completed.

- ONEWIRE\_INT\_OP\_DONE Read or write operation completed. If a combined write and read operation was setup, the interrupt signals the read is done.
- ONEWIRE\_INT\_NO\_SLAVE No presence detect was signaled by a slave.
- **ONEWIRE\_INT\_STUCK** Bus is being held low by non-master.
- ONEWIRE\_INT\_DMA\_DONE DMA operation has completed

#### Returns:

None.

# 19.2.1.11 ROM\_OneWireIntStatus

Gets the current 1-Wire interrupt status.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ONEWIRETABLE is an array of pointers located at ROM\_APITABLE[34]. ROM\_ONEWIREIntStatus is a function pointer located at ROM\_ONEWIRETABLE[0].

#### **Parameters:**

ui32Base specifies the base address of the 1-Wire module.

**bMasked** is **false** if the raw interrupt status is required or **true** if the masked interrupt status is required.

## **Description:**

This function returns the interrupt status for the 1-Wire module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### Returns:

Returns the masked or raw 1-Wire interrupt status, as a bit field of any of the following values:

- ONEWIRE\_INT\_RESET\_DONE Bus reset has just completed.
- ONEWIRE\_INT\_OP\_DONE Read or write operation completed.
- ONEWIRE\_INT\_NO\_SLAVE No presence detect was signaled by a slave.
- ONEWIRE\_INT\_STUCK Bus is being held low by non-master.
- ONEWIRE\_INT\_DMA\_DONE DMA operation has completed

# 19.2.1.12 ROM\_OneWireTransaction

Performs a 1-Wire protocol transaction on the bus.

#### Prototype:

```
void
ROM_OneWireTransaction(uint32_t ui32Base,
```

uint32\_t ui32OpMode, uint32\_t ui32Data, uint32\_t ui32BitCnt)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ONEWIRETABLE is an array of pointers located at ROM\_APITABLE[34]. ROM\_OneWireTransaction is a function pointer located at ROM\_ONEWIRETABLE[9].

# Parameters:

ui32Base specifies the base address of the 1-Wire module.

ui32OpMode sets the transaction type.

ui32Data is the data for a write operation.

ui32BitCnt specifies the number of valid bits (1-32) for the operation.

# **Description:**

This function performs a 1-Wire protocol transaction, read and/or write, on the bus. The application should confirm the bus is idle before starting a read or write transaction.

The *ui32OpMode* defines the activity for the bus operations and is a logical OR of the following:

- ONEWIRE\_OP\_RESET Indicates the operation should be started with a bus reset.
- ONEWIRE\_OP\_WRITE A write operation
- ONEWIRE\_OP\_READ A read operation

# Note:

If both a read and write operation are requested, the write will be performed prior to the read.

# **Returns:**

None.

1-Wire Master Module

# 20 Pulse Width Modulator (PWM)

# 20.1 Introduction

The PWM module provides up to four instances of a PWM generator block, and an output control block. Each generator block has two PWM output signals, which can be operated independently or as a pair of signals with dead band delays inserted. Each generator block also has an interrupt output and a trigger output. The control block determines the polarity of the PWM signals and which signals are passed through to the pins.

Some of the features of the Tiva PWM module are:

- Up to four generator blocks, each containing:
  - · One 16-bit down or up/down counter
  - Two comparators
  - PWM generator
  - Dead band generator
  - Control block
  - PWM output enable
  - Output polarity control
  - Synchronization
  - Fault handling
  - Interrupt status

When discussing the various components of the PWM module, the following conventions are used:

- The generator blocks are called **Gen0**, **Gen1**, **Gen2** and **Gen3**.
- The two PWM output signals associated with each generator block are called **OutA** and **OutB**.
- The output signals are called PWM0, PWM1, PWM2, PWM3, PWM4, PWM5, PWM6 and PWM7.
- PWM0 and PWM1 are associated with Gen0, PWM2 and PWM3 are associated with Gen1, PWM4 and PWM5 are associated with Gen2 and PWM6 and PWM7 are associated with Gen3.

Also, as a simplifying assumption for this API, comparator A for each generator block is used exclusively to adjust the pulse width of the even numbered PWM outputs (**PWM0**, **PWM2**, **PWM4** and **PWM6**). In addition, comparator B is used exclusively for the odd numbered PWM outputs (**PWM1**, **PWM3**, **PWM5** and **PWM7**).

# 20.2 Functions

# Functions

uint32\_t ROM\_PWMClockGet (uint32\_t ui32Base)

- void ROM\_PWMClockSet (uint32\_t ui32Base, uint32\_t ui32Config)
- void ROM\_PWMDeadBandDisable (uint32\_t ui32Base, uint32\_t ui32Gen)
- void ROM\_PWMDeadBandEnable (uint32\_t ui32Base, uint32\_t ui32Gen, uint16\_t ui16Rise, uint16\_t ui16Fall)
- void ROM\_PWMFaultIntClear (uint32\_t ui32Base)
- void ROM\_PWMFaultIntClearExt (uint32\_t ui32Base, uint32\_t ui32FaultInts)
- void ROM\_PWMGenConfigure (uint32\_t ui32Base, uint32\_t ui32Gen, uint32\_t ui32Config)
- void ROM\_PWMGenDisable (uint32\_t ui32Base, uint32\_t ui32Gen)
- void ROM\_PWMGenEnable (uint32\_t ui32Base, uint32\_t ui32Gen)
- void ROM\_PWMGenFaultClear (uint32\_t ui32Base, uint32\_t ui32Gen, uint32\_t ui32Group, uint32\_t ui32FaultTriggers)
- void ROM\_PWMGenFaultConfigure (uint32\_t ui32Base, uint32\_t ui32Gen, uint32\_t ui32MinFaultPeriod, uint32\_t ui32FaultSenses)
- uint32\_t ROM\_PWMGenFaultStatus (uint32\_t ui32Base, uint32\_t ui32Gen, uint32\_t ui32Group)
- uint32\_t ROM\_PWMGenFaultTriggerGet (uint32\_t ui32Base, uint32\_t ui32Gen, uint32\_t ui32Group)
- void ROM\_PWMGenFaultTriggerSet (uint32\_t ui32Base, uint32\_t ui32Gen, uint32\_t ui32Group, uint32\_t ui32FaultTriggers)
- void ROM\_PWMGenIntClear (uint32\_t ui32Base, uint32\_t ui32Gen, uint32\_t ui32Ints)
- uint32\_t ROM\_PWMGenIntStatus (uint32\_t ui32Base, uint32\_t ui32Gen, bool bMasked)
- void ROM\_PWMGenIntTrigDisable (uint32\_t ui32Base, uint32\_t ui32Gen, uint32\_t ui32IntTrig)
- void ROM\_PWMGenIntTrigEnable (uint32\_t ui32Base, uint32\_t ui32Gen, uint32\_t ui32IntTrig)
- uint32\_t ROM\_PWMGenPeriodGet (uint32\_t ui32Base, uint32\_t ui32Gen)
- void ROM\_PWMGenPeriodSet (uint32\_t ui32Base, uint32\_t ui32Gen, uint32\_t ui32Period)
- void ROM\_PWMIntDisable (uint32\_t ui32Base, uint32\_t ui32GenFault)
- void ROM\_PWMIntEnable (uint32\_t ui32Base, uint32\_t ui32GenFault)
- uint32\_t ROM\_PWMIntStatus (uint32\_t ui32Base, bool bMasked)
- void ROM\_PWMOutputFault (uint32\_t ui32Base, uint32\_t ui32PWMOutBits, bool bFaultSuppress)
- void ROM\_PWMOutputFaultLevel (uint32\_t ui32Base, uint32\_t ui32PWMOutBits, bool bDrive-High)
- void ROM\_PWMOutputInvert (uint32\_t ui32Base, uint32\_t ui32PWMOutBits, bool bInvert)
- void ROM\_PWMOutputState (uint32\_t ui32Base, uint32\_t ui32PWMOutBits, bool bEnable)
- void ROM\_PWMOutputUpdateMode (uint32\_t ui32Base, uint32\_t ui32PWMOutBits, uint32\_t ui32Mode)
- uint32\_t ROM\_PWMPulseWidthGet (uint32\_t ui32Base, uint32\_t ui32PWMOut)
- void ROM\_PWMPulseWidthSet (uint32\_t ui32Base, uint32\_t ui32PWMOut, uint32\_t ui32Width)
- void ROM\_PWMSyncTimeBase (uint32\_t ui32Base, uint32\_t ui32GenBits)
- void ROM\_PWMSyncUpdate (uint32\_t ui32Base, uint32\_t ui32GenBits)

# 20.2.1 Function Documentation

20.2.1.1 ROM\_PWMClockGet

Gets the current PWM clock configuration.

#### Prototype:

```
uint32_t
ROM_PWMClockGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMClockGet is a function pointer located at ROM\_PWMTABLE[30].

## Parameters:

ui32Base is the base address of the PWM module.

#### **Description:**

This function returns the current PWM clock configuration.

## Returns:

Returns the current PWM clock configuration; is one of PWM\_SYSCLK\_DIV\_1, PWM\_SYSCLK\_DIV\_2, PWM\_SYSCLK\_DIV\_4, PWM\_SYSCLK\_DIV\_8, PWM\_SYSCLK\_DIV\_16, PWM\_SYSCLK\_DIV\_32, or PWM\_SYSCLK\_DIV\_64.

# 20.2.1.2 ROM\_PWMClockSet

Sets the PWM clock configuration.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMClockSet is a function pointer located at ROM\_PWMTABLE[29].

## Parameters:

ui32Base is the base address of the PWM module.

ui32Config is the configuration for the PWM clock; it must be one of PWM\_SYSCLK\_DIV\_1, PWM\_SYSCLK\_DIV\_2, PWM\_SYSCLK\_DIV\_4, PWM\_SYSCLK\_DIV\_8, PWM\_SYSCLK\_DIV\_16, PWM\_SYSCLK\_DIV\_32, or PWM\_SYSCLK\_DIV\_64.

#### **Description:**

This function sets the PWM clock divider as the PWM clock source. It also configures the clock frequency to the PWM module as a division of the system clock. This clock is used by the PWM module to generate PWM signals; its rate forms the basis for all PWM signals.

#### Note:

The clocking of the PWM is dependent upon the system clock rate as configured by ROM\_SysCtlClockFreqSet().

#### Returns:

None.

# 20.2.1.3 ROM\_PWMDeadBandDisable

Disables the PWM dead band output.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMDeadBandDisable is a function pointer located at ROM\_PWMTABLE[8].

#### Parameters:

ui32Base is the base address of the PWM module.

ui32Gen is the PWM generator to modify. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

#### **Description:**

This function disables the dead band mode for the specified PWM generator. Doing so decouples the **OutA** and **OutB** signals.

#### Returns:

None.

# 20.2.1.4 ROM\_PWMDeadBandEnable

Enables the PWM dead band output and sets the dead band delays.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMDeadBandEnable is a function pointer located at ROM\_PWMTABLE[7].

# Parameters:

ui32Base is the base address of the PWM module.

ui32Gen is the PWM generator to modify. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

ui16Rise specifies the width of delay from the rising edge.

ui16Fall specifies the width of delay from the falling edge.

#### **Description:**

This function sets the dead bands for the specified PWM generator, where the dead bands are defined as the number of **PWM** clock ticks from the rising or falling edge of the generator's **OutA** signal. Note that this function causes the coupling of **OutB** to **OutA**.

Returns:

None.

# 20.2.1.5 ROM\_PWMFaultIntClear

Clears the fault interrupt for a PWM module.

# Prototype:

void

ROM\_PWMFaultIntClear(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMFaultIntClear is a function pointer located at ROM\_PWMTABLE[20].

# Parameters:

ui32Base is the base address of the PWM module.

## **Description:**

This function clears the fault interrupt by writing to the appropriate bit of the interrupt status register for the selected PWM module.

This function clears only the FAULT0 interrupt and is retained for backwards compatibility. It is recommended that ROM\_PWMFaultIntClearExt() be used instead because it supports all fault interrupts supported on devices with and without extended PWM fault handling support.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

# **Returns:**

None.

# 20.2.1.6 ROM\_PWMFaultIntClearExt

Clears the fault interrupt for a PWM module.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMFaultIntClearExt is a function pointer located at ROM\_PWMTABLE[23].

# Parameters:

*ui32Base* is the base address of the PWM module. *ui32FaultInts* specifies the fault interrupts to clear.

#### **Description:**

This function clears one or more fault interrupts by writing to the appropriate bit of the PWM interrupt status register. The parameter *ui32FaultInts* must be the logical OR of any of **PWM\_INT\_FAULT0**, **PWM\_INT\_FAULT1**, **PWM\_INT\_FAULT2**, or **PWM\_INT\_FAULT3**.

The fault interrupts are derived by performing a logical OR of each of the configured fault trigger signals for a given generator. Therefore, these interrupts are not directly related to the four possible FAULTn inputs to the device but indicate that a fault has been signaled to one of the four possible PWM generators. On a device without extended PWM fault handling, the interrupt is directly related to the state of the single FAULT pin.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

## **Returns:**

None.

# 20.2.1.7 ROM\_PWMGenConfigure

Configures a PWM generator.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenConfigure is a function pointer located at ROM\_PWMTABLE[1].

# Parameters:

ui32Base is the base address of the PWM module.

*ui32Gen* is the PWM generator to configure. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

ui32Config is the configuration for the PWM generator.

#### **Description:**

This function is used to set the mode of operation for a PWM generator. The counting mode, synchronization mode, and debug behavior are all configured. After configuration, the generator is left in the disabled state.

A PWM generator can count in two different modes: count down mode or count up/down mode. In count down mode, it counts from a value down to zero, and then resets to the preset value, producing left-aligned PWM signals (that is, the rising edge of the two PWM signals produced by the generator occur at the same time). In count up/down mode, it counts up from zero to the preset value, counts back down to zero, and then repeats the process, producing centeraligned PWM signals (that is, the middle of the high/low period of the PWM signals produced by the generator occurs at the same time).

When the PWM generator parameters (period and pulse width) are modified, their effect on the output PWM signals can be delayed. In synchronous mode, the parameter updates are not applied until a synchronization event occurs. This mode allows multiple parameters to be modified and take effect simultaneously, instead of one at a time. Additionally, parameters to multiple PWM generators in synchronous mode can be updated simultaneously, allowing them to be treated as if they were a unified generator. In non-synchronous mode, the parameter updates are not delayed until a synchronization event. In either mode, the parameter updates only occur when the counter is at zero to help prevent oddly formed PWM signals during the update (that is, a PWM pulse that is too short or too long).

The PWM generator can either pause or continue running when the processor is stopped via the debugger. If configured to pause, it continues to count until it reaches zero, at which point it pauses until the processor is restarted. If configured to continue running, it keeps counting as if nothing had happened.

The *ui32Config* parameter contains the desired configuration. It is the logical OR of the following:

- PWM\_GEN\_MODE\_DOWN or PWM\_GEN\_MODE\_UP\_DOWN to specify the counting mode
- PWM\_GEN\_MODE\_SYNC or PWM\_GEN\_MODE\_NO\_SYNC to specify the counter load and comparator update synchronization mode
- PWM\_GEN\_MODE\_DBG\_RUN or PWM\_GEN\_MODE\_DBG\_STOP to specify the debug behavior
- PWM\_GEN\_MODE\_GEN\_NO\_SYNC, PWM\_GEN\_MODE\_GEN\_SYNC\_LOCAL, or PWM\_GEN\_MODE\_GEN\_SYNC\_GLOBAL to specify the update synchronization mode for generator counting mode changes
- PWM\_GEN\_MODE\_DB\_NO\_SYNC, PWM\_GEN\_MODE\_DB\_SYNC\_LOCAL, or PWM\_GEN\_MODE\_DB\_SYNC\_GLOBAL to specify the deadband parameter synchronization mode
- PWM\_GEN\_MODE\_FAULT\_LATCHED or PWM\_GEN\_MODE\_FAULT\_UNLATCHED to specify whether fault conditions are latched or not
- PWM\_GEN\_MODE\_FAULT\_MINPER or PWM\_GEN\_MODE\_FAULT\_NO\_MINPER to specify whether minimum fault period support is required
- PWM\_GEN\_MODE\_FAULT\_EXT or PWM\_GEN\_MODE\_FAULT\_LEGACY to specify whether extended fault source selection support is enabled or not

Setting **PWM\_GEN\_MODE\_FAULT\_MINPER** allows an application to set the minimum duration of a PWM fault signal. Faults are signaled for at least this time even if the external fault pin deasserts earlier. Care should be taken when using this mode because during the fault signal period, the fault interrupt from the PWM generator remains asserted. The fault interrupt handler may, therefore, reenter immediately if it exits prior to expiration of the fault timer.

#### Note:

Changes to the counter mode affect the period of the PWM signals produced. ROM\_PWMGenPeriodSet() and ROM\_PWMPulseWidthSet() should be called after any changes to the counter mode of a generator.

Returns:

None.

# 20.2.1.8 ROM\_PWMGenDisable

Disables the timer/counter for a PWM generator block.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenDisable is a function pointer located at ROM\_PWMTABLE[5].

# Parameters:

ui32Base is the base address of the PWM module.

ui32Gen is the PWM generator to be disabled. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

# **Description:**

This function blocks the PWM clock from driving the timer/counter for the specified generator block.

# **Returns:**

None.

# 20.2.1.9 ROM\_PWMGenEnable

Enables the timer/counter for a PWM generator block.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenEnable is a function pointer located at ROM\_PWMTABLE[4].

# Parameters:

ui32Base is the base address of the PWM module.

ui32Gen is the PWM generator to be enabled. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

## **Description:**

This function allows the PWM clock to drive the timer/counter for the specified generator block.

#### Returns:

None.

# 20.2.1.10 ROM\_PWMGenFaultClear

Clears one or more latched fault triggers for a given PWM generator.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenFaultClear is a function pointer located at ROM\_PWMTABLE[28].

# **Parameters:**

ui32Base is the base address of the PWM module.

- ui32Gen is the PWM generator for which fault trigger states are being queried. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.
- ui32Group indicates the subset of faults that are being queried. This parameter must be
  PWM\_FAULT\_GROUP\_0 or PWM\_FAULT\_GROUP\_1.

ui32FaultTriggers is the set of fault triggers which are to be cleared.

#### **Description:**

This function allows an application to clear the fault triggers for a given PWM generator. This function is only required if ROM\_PWMGenConfigure() has previously been called with flag **PWM\_GEN\_MODE\_FAULT\_LATCHED** in parameter *ui32Config*.

## Returns:

None.

# 20.2.1.11 ROM\_PWMGenFaultConfigure

Configures the minimum fault period and fault pin senses for a given PWM generator.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenFaultConfigure is a function pointer located at ROM\_PWMTABLE[24].

## Parameters:

ui32Base is the base address of the PWM module.

ui32Gen is the PWM generator for which fault configuration is being set. This function must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

*ui32MinFaultPeriod* is the minimum fault active period expressed in PWM clock cycles.

ui32FaultSenses indicates which sense of each FAULT input should be considered the "asserted" state. Valid values are logical OR combinations of PWM\_FAULTn\_SENSE\_HIGH and PWM\_FAULTn\_SENSE\_LOW.

# **Description:**

This function configures the minimum fault period for a given generator along with the sense of each of the 4 possible fault inputs. The minimum fault period is expressed in PWM clock cycles and takes effect only if ROM\_PWMGenConfigure() is called with flag **PWM\_GEN\_MODE\_FAULT\_PER** set in the *ui32Config* parameter. When a fault input is asserted, the minimum fault period timer ensures that it remains asserted for at least the number of clock cycles specified.

## **Returns:**

None.

# 20.2.1.12 ROM\_PWMGenFaultStatus

Returns the current state of the fault triggers for a given PWM generator.

# Prototype:

```
uint32_t
ROM_PWMGenFaultStatus(uint32_t ui32Base,
uint32_t ui32Gen,
uint32_t ui32Group)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenFaultStatus is a function pointer located at ROM\_PWMTABLE[27].

#### Parameters:

ui32Base is the base address of the PWM module.

*ui32Gen* is the PWM generator for which fault trigger states are being queried. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

ui32Group indicates the subset of faults that are being queried. This parameter must be
PWM\_FAULT\_GROUP\_0 or PWM\_FAULT\_GROUP\_1.

#### **Description:**

This function allows an application to query the current state of each of the fault trigger inputs to a given PWM generator. The current state of each fault trigger input is returned unless ROM\_PWMGenConfigure() has previously been called with flag **PWM\_GEN\_MODE\_FAULT\_LATCHED** in the *ui32Config* parameter, in which case the returned status is the latched fault trigger status.

If latched faults are configured, the application must call ROM\_PWMGenFaultClear() to clear each trigger.

**Returns:** 

Returns the current state of the fault triggers for the given PWM generator. A set bit indicates that the associated trigger is active. For PWM\_FAULT\_GROUP\_0, the returned value is a logical OR of PWM\_FAULT\_FAULT0, PWM\_FAULT\_FAULT1, PWM\_FAULT\_FAULT2, or PWM\_FAULT\_FAULT3. For PWM\_FAULT\_GROUP\_1, the return value is the logical OR of PWM\_FAULT\_DCMP0, PWM\_FAULT\_DCMP1, PWM\_FAULT\_DCMP2, PWM\_FAULT\_DCMP3, PWM\_FAULT\_DCMP4, PWM\_FAULT\_DCMP5, PWM FAULT\_DCMP6, or PWM FAULT\_DCMP7.

## 20.2.1.13 ROM\_PWMGenFaultTriggerGet

Returns the set of fault triggers currently configured for a given PWM generator.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenFaultTriggerGet is a function pointer located at ROM\_PWMTABLE[26].

#### Parameters:

ui32Base is the base address of the PWM module.

- *ui32Gen* is the PWM generator for which fault triggers are being queried. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.
- ui32Group indicates the subset of faults that are being queried. This parameter must be PWM\_FAULT\_GROUP\_0 or PWM\_FAULT\_GROUP\_1.

#### **Description:**

This function allows an application to query the current set of inputs that contribute to the generation of a fault condition to a given PWM generator.

#### Returns:

Returns the current fault triggers configured for the fault group provided. For **PWM FAULT GROUP 0**, the returned value is a logical OR of **PWM FAULT FAULT0**, PWM FAULT FAULT1, PWM FAULT FAULT2, or **PWM FAULT FAULT3**. For PWM\_FAULT\_GROUP\_1, the return value is the logical OR of PWM\_FAULT\_DCMP0, PWM FAULT DCMP1, PWM\_FAULT\_DCMP2, PWM FAULT DCMP3, PWM\_FAULT\_DCMP4, PWM\_FAULT\_DCMP5, PWM\_FAULT\_DCMP6, or PWM FAULT DCMP7.

## 20.2.1.14 ROM\_PWMGenFaultTriggerSet

Configures the set of fault triggers for a given PWM generator.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenFaultTriggerSet is a function pointer located at ROM\_PWMTABLE[25].

#### Parameters:

ui32Base is the base address of the PWM module.

- ui32Gen is the PWM generator for which fault triggers are being set. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.
- *ui32Group* indicates the subset of possible faults that are to be configured. This parameter must be PWM\_FAULT\_GROUP\_0 or PWM\_FAULT\_GROUP\_1.
- ui32FaultTriggers defines the set of inputs that are to contribute towards generation of the fault signal to the given PWM generator. For PWM\_FAULT\_GROUP\_0, this is the logical OR of PWM\_FAULT\_FAULT0, PWM\_FAULT\_FAULT1, PWM\_FAULT\_FAULT2, or PWM\_FAULT\_FAULT3. For PWM\_FAULT\_GROUP\_1, this is the logical OR of PWM\_FAULT\_DCMP0, PWM\_FAULT\_DCMP1, PWM\_FAULT\_DCMP2, PWM\_FAULT\_DCMP3, PWM\_FAULT\_DCMP4, PWM\_FAULT\_DCMP5, PWM\_FAULT\_DCMP6, or PWM\_FAULT\_DCMP7.

#### **Description:**

This function allows selection of the set of fault inputs that is combined to generate a fault condition to a given PWM generator. By default, all generators use only FAULT0 (for backwards compatibility) but if ROM\_PWMGenConfigure() is called with flag **PWM\_GEN\_MODE\_FAULT\_SRC** in the *ui32Config* parameter, extended fault handling is enabled and this function must be called to configure the fault triggers.

The fault signal to the PWM generator is generated by ORing together each of the signals specified in the *ui32FaultTriggers* parameter after having adjusted the sense of each FAULTn input based on the configuration previously set using a call to ROM\_PWMGenFaultConfigure().

#### **Returns:**

None.

## 20.2.1.15 ROM\_PWMGenIntClear

Clears the specified interrupt(s) for the specified PWM generator block.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenIntClear is a function pointer located at ROM\_PWMTABLE[17].

#### Parameters:

ui32Base is the base address of the PWM module.

*ui32Gen* is the PWM generator to query. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

ui32Ints specifies the interrupts to be cleared.

#### **Description:**

This function clears the specified interrupt(s) by writing a 1 to the specified bits of the interrupt status register for the specified PWM generator. The *ui32Ints* parameter is the logical OR of PWM\_INT\_CNT\_ZERO, PWM\_INT\_CNT\_LOAD, PWM\_INT\_CNT\_AU, PWM\_INT\_CNT\_AD, PWM\_INT\_CNT\_BU, or PWM\_INT\_CNT\_BD.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### Returns:

None.

## 20.2.1.16 ROM\_PWMGenIntStatus

Gets interrupt status for the specified PWM generator block.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenIntStatus is a function pointer located at ROM\_PWMTABLE[16].

#### Parameters:

ui32Base is the base address of the PWM module.

ui32Gen is the PWM generator to query. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

bMasked specifies whether masked or raw interrupt status is returned.

#### **Description:**

If *bMasked* is set as **true**, then the masked interrupt status is returned; otherwise, the raw interrupt status is returned.

#### **Returns:**

Returns the contents of the interrupt status register or the contents of the raw interrupt status register for the specified PWM generator.

## 20.2.1.17 ROM\_PWMGenIntTrigDisable

Disables interrupts for the specified PWM generator block.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenIntTrigDisable is a function pointer located at ROM\_PWMTABLE[15].

#### Parameters:

ui32Base is the base address of the PWM module.

ui32Gen is the PWM generator to have interrupts and triggers disabled. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

ui32IntTrig specifies the interrupts and triggers to be disabled.

#### **Description:**

This function masks the specified interrupt(s) and trigger(s) by clearing the specified bits of the interrupt/trigger enable register for the specified PWM generator. The *ui32IntTrig* parameter is the logical OR of PWM\_INT\_CNT\_ZERO, PWM\_INT\_CNT\_LOAD, PWM\_INT\_CNT\_AU, PWM\_INT\_CNT\_AD, PWM\_INT\_CNT\_BU, PWM\_INT\_CNT\_BD, PWM\_TR\_CNT\_ZERO, PWM\_TR\_CNT\_LOAD, PWM\_TR\_CNT\_BU, or PWM\_TR\_CNT\_BD.

#### Returns:

None.

## 20.2.1.18 ROM\_PWMGenIntTrigEnable

Enables interrupts and triggers for the specified PWM generator block.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_PWMTABLE is an array of pointers located at ROM_APITABLE[8].
ROM_PWMGenIntTrigEnable is a function pointer located at ROM_PWMTABLE[14].
```

ui32Base is the base address of the PWM module.

ui32Gen is the PWM generator to have interrupts and triggers enabled. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

ui32IntTrig specifies the interrupts and triggers to be enabled.

#### Description:

This function unmasks the specified interrupt(s) and trigger(s) by setting the specified bits of the interrupt/trigger enable register for the specified PWM generator. The *ui32IntTrig* parameter is the logical OR of PWM\_INT\_CNT\_ZERO, PWM\_INT\_CNT\_LOAD, PWM\_INT\_CNT\_AU, PWM\_INT\_CNT\_AD, PWM\_INT\_CNT\_BU, PWM\_INT\_CNT\_BD, PWM\_TR\_CNT\_ZERO, PWM\_TR\_CNT\_LOAD, PWM\_TR\_CNT\_AU, PWM\_TR\_CNT\_AD, PWM\_TR\_CNT\_BU, or PWM\_TR\_CNT\_BD.

#### Returns:

None.

## 20.2.1.19 ROM\_PWMGenPeriodGet

Gets the period of a PWM generator block.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenPeriodGet is a function pointer located at ROM\_PWMTABLE[3].

#### Parameters:

ui32Base is the base address of the PWM module.

ui32Gen is the PWM generator to query. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

#### **Description:**

This function gets the period of the specified PWM generator block. The period of the generator block is defined as the number of PWM clock ticks between pulses on the generator block zero signal.

If the update of the counter for the specified PWM generator has yet to be completed, the value returned may not be the active period. The value returned is the programmed period, measured in PWM clock ticks.

#### **Returns:**

Returns the programmed period of the specified generator block in PWM clock ticks.

#### 20.2.1.20 ROM\_PWMGenPeriodSet

Sets the period of a PWM generator.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenPeriodSet is a function pointer located at ROM\_PWMTABLE[2].

#### Parameters:

ui32Base is the base address of the PWM module.

*ui32Gen* is the PWM generator to be modified. This parameter must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

ui32Period specifies the period of PWM generator output, measured in clock ticks.

#### **Description:**

This function sets the period of the specified PWM generator block, where the period of the generator block is defined as the number of PWM clock ticks between pulses on the generator block zero signal.

#### Note:

Any subsequent calls made to this function before an update occurs cause the previous values to be overwritten.

#### **Returns:**

None.

## 20.2.1.21 ROM\_PWMIntDisable

Disables generator and fault interrupts for a PWM module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMIntDisable is a function pointer located at ROM\_PWMTABLE[19].

#### Parameters:

ui32Base is the base address of the PWM module.

ui32GenFault contains the interrupts to be disabled. This parameter must be a logical OR of any of PWM\_INT\_GEN\_0, PWM\_INT\_GEN\_1, PWM\_INT\_GEN\_2, PWM\_INT\_GEN\_3, PWM\_INT\_FAULT0, PWM\_INT\_FAULT1, PWM\_INT\_FAULT2, or PWM\_INT\_FAULT3.

#### **Description:**

This function masks the specified interrupt(s) by clearing the specified bits of the interrupt enable register for the selected PWM module.

Returns:

None.

## 20.2.1.22 ROM\_PWMIntEnable

Enables generator and fault interrupts for a PWM module.

## Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMIntEnable is a function pointer located at ROM\_PWMTABLE[18].

### **Parameters:**

ui32Base is the base address of the PWM module.

ui32GenFault contains the interrupts to be enabled. This parameter must be a logical OR of any of PWM\_INT\_GEN\_0, PWM\_INT\_GEN\_1, PWM\_INT\_GEN\_2, PWM\_INT\_GEN\_3, PWM\_INT\_FAULT0, PWM\_INT\_FAULT1, PWM\_INT\_FAULT2, or PWM\_INT\_FAULT3.

### **Description:**

This function unmasks the specified interrupt(s) by setting the specified bits of the interrupt enable register for the selected PWM module.

## **Returns:**

None.

## 20.2.1.23 ROM\_PWMIntStatus

Gets the interrupt status for a PWM module.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMIntStatus is a function pointer located at ROM\_PWMTABLE[21].

#### Parameters:

*ui32Base* is the base address of the PWM module. *bMasked* specifies whether masked or raw interrupt status is returned.

#### **Description:**

If *bMasked* is set as **true**, then the masked interrupt status is returned; otherwise, the raw interrupt status is returned.

#### **Returns:**

The current interrupt status, enumerated as a bit field of PWM\_INT\_GEN\_0, PWM\_INT\_GEN\_1, PWM\_INT\_GEN\_2, PWM\_INT\_GEN\_3, PWM\_INT\_FAULT0, PWM\_INT\_FAULT1, PWM\_INT\_FAULT2, and PWM\_INT\_FAULT3.

## 20.2.1.24 ROM\_PWMOutputFault

Specifies the state of PWM outputs in response to a fault condition.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMOutputFault is a function pointer located at ROM\_PWMTABLE[13].

### Parameters:

ui32Base is the base address of the PWM module.

ui32PWMOutBits are the PWM outputs to be modified. This parameter must be the logical OR of any of PWM\_OUT\_0\_BIT, PWM\_OUT\_1\_BIT, PWM\_OUT\_2\_BIT, PWM\_OUT\_3\_BIT, PWM\_OUT\_4\_BIT, PWM\_OUT\_5\_BIT, PWM\_OUT\_6\_BIT, or PWM\_OUT\_7\_BIT.

**bFaultSuppress** determines if the signal is suppressed or passed through during an active fault condition.

#### **Description:**

This function sets the fault handling characteristics of the selected PWM outputs. The outputs are selected using the parameter *ui32PWMOutBits*. The parameter *bFaultSuppress* determines the fault handling characteristics for the selected outputs. If *bFaultSuppress* is **true**, then the selected outputs are made inactive. If *bFaultSuppress* is **false**, then the selected outputs are unaffected by the detected fault.

On devices supporting extended PWM fault handling, the state the affected output pins are driven to can be configured with ROM\_PWMOutputFaultLevel(). If not configured, affected outputs are driven low on a fault condition.

#### Returns:

None.

## 20.2.1.25 ROM\_PWMOutputFaultLevel

Specifies the level of PWM outputs suppressed in response to a fault condition.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMOutputFaultLevel is a function pointer located at ROM\_PWMTABLE[22].

#### Parameters:

ui32Base is the base address of the PWM module.

ui32PWMOutBits are the PWM outputs to be modified. This parameter must be the logical OR of any of PWM\_OUT\_0\_BIT, PWM\_OUT\_1\_BIT, PWM\_OUT\_2\_BIT, PWM\_OUT\_3\_BIT, PWM\_OUT\_4\_BIT, PWM\_OUT\_5\_BIT, PWM\_OUT\_6\_BIT, or PWM\_OUT\_7\_BIT.

**bDriveHigh** determines if the signal is driven high or low during an active fault condition.

#### **Description:**

This function determines whether a PWM output pin that is suppressed in response to a fault condition is driven high or low. The affected outputs are selected using the parameter *ui32PWMOutBits*. The parameter *bDriveHigh* determines the output level for the pins identified by *ui32PWMOutBits*. If *bDriveHigh* is **true** then the selected outputs are driven high when a fault is detected. If it is *false*, the pins are driven low.

In a fault condition, pins which have not been configured to be suppressed via a call to ROM\_PWMOutputFault() are unaffected by this function.

#### **Returns:**

None.

## 20.2.1.26 ROM\_PWMOutputInvert

Selects the inversion mode for PWM outputs.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMOutputInvert is a function pointer located at ROM\_PWMTABLE[12].

#### Parameters:

ui32Base is the base address of the PWM module.

ui32PWMOutBits are the PWM outputs to be modified. This parameter must be the logical OR of any of PWM\_OUT\_0\_BIT, PWM\_OUT\_1\_BIT, PWM\_OUT\_2\_BIT, PWM\_OUT\_3\_BIT, PWM\_OUT\_4\_BIT, PWM\_OUT\_5\_BIT, PWM\_OUT\_6\_BIT, or PWM\_OUT\_7\_BIT.

*blnvert* determines if the signal is inverted or passed through.

#### **Description:**

This function is used to select the inversion mode for the selected PWM outputs. The outputs are selected using the parameter *ui32PWMOutBits*. The parameter *blnvert* determines the inversion mode for the selected outputs. If *blnvert* is **true**, this function causes the specified PWM output signals to be inverted or made active low. If *blnvert* is **false**, the specified outputs are passed through as is or made active high.

Returns: None.

## 20.2.1.27 ROM\_PWMOutputState

Enables or disables PWM outputs.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMOutputState is a function pointer located at ROM\_PWMTABLE[11].

#### Parameters:

ui32Base is the base address of the PWM module.

ui32PWMOutBits are the PWM outputs to be modified. This parameter must be the logical OR of any of PWM\_OUT\_0\_BIT, PWM\_OUT\_1\_BIT, PWM\_OUT\_2\_BIT, PWM\_OUT\_3\_BIT, PWM\_OUT\_4\_BIT, PWM\_OUT\_5\_BIT, PWM\_OUT\_6\_BIT, or PWM\_OUT\_7\_BIT. bEnable determines if the signal is enabled or disabled.

#### **Description:**

This function enables or disables the selected PWM outputs. The outputs are selected using the parameter *ui32PWMOutBits*. The parameter *bEnable* determines the state of the selected outputs. If *bEnable* is **true**, then the selected PWM outputs are enabled, or placed in the active state. If *bEnable* is **false**, then the selected outputs are disabled or placed in the inactive state.

#### **Returns:**

None.

## 20.2.1.28 ROM\_PWMOutputUpdateMode

Sets the update mode or synchronization mode to the PWM outputs.

### Prototype:

void

ROM\_PWMOutputUpdateMode(uint32\_t ui32Base, uint32\_t ui32PWMOutBits, uint32\_t ui32Mode)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMOutputUpdateMode is a function pointer located at ROM\_PWMTABLE[31].

#### Parameters:

ui32Base is the base address of the PWM module.

ui32PWMOutBits are the PWM outputs to be modified. This parameter must be the logical OR of any of PWM\_OUT\_0\_BIT, PWM\_OUT\_1\_BIT, PWM\_OUT\_2\_BIT, PWM\_OUT\_3\_BIT, PWM\_OUT\_4\_BIT, PWM\_OUT\_5\_BIT, PWM\_OUT\_6\_BIT, or PWM\_OUT\_7\_BIT.

ui32Mode specifies the enable update mode to use when enabling or disabling PWM outputs.

#### **Description:**

This function sets one of three possible update modes to enable or disable the requested PWM outputs. The *ui32Mode* parameter controls when changes made via calls to ROM PWMOutputState() take effect. Possible values are:

- PWM\_OUTPUT\_MODE\_NO\_SYNC, which enables/disables changes to take effect immediately.
- PWM\_OUTPUT\_MODE\_SYNC\_LOCAL, which causes changes to take effect when the local PWM generator's count next reaches 0.
- PWM\_OUTPUT\_MODE\_SYNC\_GLOBAL, which causes changes to take effect when the local PWM generator's count next reaches 0 following a call to ROM\_PWMSyncUpdate() which specifies the same generator in its ui32GenBits parameter.

#### **Returns:**

None.

## 20.2.1.29 ROM\_PWMPulseWidthGet

Gets the pulse width of a PWM output.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMPulseWidthGet is a function pointer located at ROM\_PWMTABLE[6].

#### Parameters:

ui32Base is the base address of the PWM module.

ui32PWMOut is the PWM output to query. This parameter must be one of PWM\_OUT\_0, PWM\_OUT\_1, PWM\_OUT\_2, PWM\_OUT\_3, PWM\_OUT\_4, PWM\_OUT\_5, PWM\_OUT\_6, or PWM\_OUT\_7.

#### **Description:**

This function gets the currently programmed pulse width for the specified PWM output. If the update of the comparator for the specified output has yet to be completed, the value returned may not be the active pulse width. The value returned is the programmed pulse width, measured in PWM clock ticks.

#### **Returns:**

Returns the width of the pulse in PWM clock ticks.

## 20.2.1.30 ROM\_PWMPulseWidthSet

Sets the pulse width for the specified PWM output.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMPulseWidthSet is a function pointer located at ROM\_PWMTABLE[0].

#### Parameters:

ui32Base is the base address of the PWM module.

ui32PWMOut is the PWM output to modify. This parameter must be one of PWM\_OUT\_0, PWM\_OUT\_1, PWM\_OUT\_2, PWM\_OUT\_3, PWM\_OUT\_4, PWM\_OUT\_5, PWM\_OUT\_6, or PWM\_OUT\_7.

ui32Width specifies the width of the positive portion of the pulse.

#### **Description:**

This function sets the pulse width for the specified PWM output, where the pulse width is defined as the number of PWM clock ticks.

#### Note:

Any subsequent calls made to this function before an update occurs cause the previous values to be overwritten.

#### **Returns:**

None.

## 20.2.1.31 ROM\_PWMSyncTimeBase

Synchronizes the counters in one or multiple PWM generator blocks.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMSyncTimeBase is a function pointer located at ROM\_PWMTABLE[10].

#### Parameters:

ui32Base is the base address of the PWM module.

ui32GenBits are the PWM generator blocks to be synchronized. This parameter must be the logical OR of any of PWM\_GEN\_0\_BIT, PWM\_GEN\_1\_BIT, PWM\_GEN\_2\_BIT, or PWM\_GEN\_3\_BIT.

#### **Description:**

For the selected PWM module, this function synchronizes the time base of the generator blocks by causing the specified generator counters to be reset to zero.

#### **Returns:**

None.

## 20.2.1.32 ROM\_PWMSyncUpdate

Synchronizes all pending updates.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMSyncUpdate is a function pointer located at ROM\_PWMTABLE[9].

#### **Parameters:**

ui32Base is the base address of the PWM module.

ui32GenBits are the PWM generator blocks to be updated. This parameter must be the logical OR of any of PWM\_GEN\_0\_BIT, PWM\_GEN\_1\_BIT, PWM\_GEN\_2\_BIT, or PWM\_GEN\_3\_BIT.

#### **Description:**

For the selected PWM generators, this function causes all queued updates to the period or pulse width to be applied the next time the corresponding counter becomes zero.

#### **Returns:**

None.

# 21 Quadrature Encoder (QEI)

Itroduction	375
unctions	375

## 21.1 Introduction

The quadrature encoder API provides a set of functions for dealing with the Quadrature Encoder with Index (QEI). Functions are provided to configure and read the position and velocity captures, register a QEI interrupt handler, and handle QEI interrupt masking/clearing.

The quadrature encoder module provides hardware encoding of the two channels and the index signal from a quadrature encoder device into an absolute or relative position. There is additional hardware for capturing a measure of the encoder velocity, which is simply a count of encoder pulses during a fixed time period; the number of pulses is directly proportional to the encoder speed. Note that the velocity capture can only operate when the position capture is enabled.

The QEI module supports two modes of operation: phase mode and clock/direction mode. In phase mode, the encoder produces two clocks that are 90 degrees out of phase; the edge relationship is used to determine the direction of rotation. In clock/direction mode, the encoder produces a clock signal to indicate steps and a direction signal to indicate the direction of rotation.

When in phase mode, edges on the first channel or edges on both channels can be counted; counting edges on both channels provides higher encoder resolution if required. In either mode, the input signals can be swapped before being processed, allowing wiring mistakes to be corrected without modifying the circuit board.

The index pulse can be used to reset the position counter, allowing the position counter to maintain the absolute encoder position. Otherwise, the position counter maintains the relative position and is never reset.

The velocity capture has a timer to measure equal periods of time. The number of encoder pulses over each time period is accumulated as a measure of the encoder velocity. The running total for the current time period and the final count for the previous time period are available to be read. The final count for the previous time period is usually used as the velocity measure.

The QEI module generates interrupts when the index pulse is detected, when the velocity timer expires, when the encoder direction changes, and when a phase signal error is detected. These interrupt sources can be individually masked so that only the events of interest cause a processor interrupt.

# 21.2 Functions

## Functions

- void ROM\_QEIConfigure (uint32\_t ui32Base, uint32\_t ui32Config, uint32\_t ui32MaxPosition)
- Iong ROM\_QEIDirectionGet (uint32\_t ui32Base)
- void ROM\_QEIDisable (uint32\_t ui32Base)
- void ROM\_QEIEnable (uint32\_t ui32Base)

- bool ROM\_QEIErrorGet (uint32\_t ui32Base)
- void ROM\_QEIIntClear (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_QEIIntDisable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_QEIIntEnable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- uint32\_t ROM\_QEIIntStatus (uint32\_t ui32Base, bool bMasked)
- uint32\_t ROM\_QEIPositionGet (uint32\_t ui32Base)
- void ROM\_QEIPositionSet (uint32\_t ui32Base, uint32\_t ui32Position)
- void ROM\_QEIVelocityConfigure (uint32\_t ui32Base, uint32\_t ui32PreDiv, uint32\_t ui32Period)
- void ROM\_QEIVelocityDisable (uint32\_t ui32Base)
- void ROM\_QEIVelocityEnable (uint32\_t ui32Base)
- uint32\_t ROM\_QEIVelocityGet (uint32\_t ui32Base)

## 21.2.1 Function Documentation

## 21.2.1.1 ROM\_QEIConfigure

Configures the quadrature encoder.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIConfigure is a function pointer located at ROM\_QEITABLE[3].

#### Parameters:

ui32Base is the base address of the quadrature encoder module.

ui32Config is the configuration for the quadrature encoder. See below for a description of this parameter.

ui32MaxPosition specifies the maximum position value.

#### **Description:**

This function configures the operation of the quadrature encoder. The *ui32Config* parameter provides the configuration of the encoder and is the logical OR of several values:

- QEI\_CONFIG\_CAPTURE\_A or QEI\_CONFIG\_CAPTURE\_A\_B specify if edges on channel A or on both channels A and B should be counted by the position integrator and velocity accumulator.
- QEI\_CONFIG\_NO\_RESET or QEI\_CONFIG\_RESET\_IDX specify if the position integrator should be reset when the index pulse is detected.
- QEI\_CONFIG\_QUADRATURE or QEI\_CONFIG\_CLOCK\_DIR specify if quadrature signals are being provided on ChA and ChB, or if a direction signal and a clock are being provided instead.
- QEI\_CONFIG\_NO\_SWAP or QEI\_CONFIG\_SWAP to specify if the signals provided on ChA and ChB should be swapped before being processed.

*ui32MaxPosition* is the maximum value of the position integrator and is the value used to reset the position capture when in index reset mode and moving in the reverse (negative) direction.

Returns:

None.

## 21.2.1.2 ROM\_QEIDirectionGet

Gets the current direction of rotation.

#### Prototype:

```
long
ROM_QEIDirectionGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIDirectionGet is a function pointer located at ROM\_QEITABLE[5].

#### Parameters:

ui32Base is the base address of the quadrature encoder module.

## **Description:**

This function returns the current direction of rotation. In this case, current means the most recently detected direction of the encoder; it may not be presently moving but this is the direction it last moved before it stopped.

#### **Returns:**

Returns 1 if moving in the forward direction or -1 if moving in the reverse direction.

## 21.2.1.3 ROM\_QEIDisable

Disables the quadrature encoder.

#### Prototype:

void
ROM QEIDisable(uint32 t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIDisable is a function pointer located at ROM\_QEITABLE[2].

#### Parameters:

ui32Base is the base address of the quadrature encoder module.

#### **Description:**

This function disables operation of the quadrature encoder module.

#### **Returns:**

None.

## 21.2.1.4 ROM\_QEIEnable

Enables the quadrature encoder.

#### Prototype:

void
ROM\_QEIEnable(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIEnable is a function pointer located at ROM\_QEITABLE[1].

#### Parameters:

ui32Base is the base address of the quadrature encoder module.

#### **Description:**

This function enables operation of the quadrature encoder module. The module must be configured before it is enabled.

#### See also:

ROM\_QEIConfigure()

## Returns:

None.

## 21.2.1.5 ROM\_QEIErrorGet

Gets the encoder error indicator.

## Prototype:

```
bool
ROM_QEIErrorGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIErrorGet is a function pointer located at ROM\_QEITABLE[6].

#### Parameters:

ui32Base is the base address of the quadrature encoder module.

#### **Description:**

This function returns the error indicator for the quadrature encoder. It is an error for both of the signals of the quadrature input to change at the same time.

#### Returns:

Returns true if an error has occurred and false otherwise.

## 21.2.1.6 ROM\_QEIIntClear

Clears quadrature encoder interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIIntClear is a function pointer located at ROM\_QEITABLE[14].

#### Parameters:

ui32Base is the base address of the quadrature encoder module.

ui32IntFlags is a bit mask of the interrupt sources to be cleared. This parameter can be any of the QEI\_INTERROR, QEI\_INTDIR, QEI\_INTTIMER, or QEI\_INTINDEX values.

#### **Description:**

The specified quadrature encoder interrupt sources are cleared, so that they no longer assert. This function must be called in the interrupt handler to keep the interrupt from being triggered again immediately upon exit.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

## 21.2.1.7 ROM\_QEIIntDisable

Disables individual quadrature encoder interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIIntDisable is a function pointer located at ROM\_QEITABLE[12].

#### Parameters:

ui32Base is the base address of the quadrature encoder module.

*ui32IntFlags* is a bit mask of the interrupt sources to be disabled. This parameter can be any of the QEI\_INTERROR, QEI\_INTDIR, QEI\_INTTIMER, or QEI\_INTINDEX values.

#### **Description:**

This function disables the indicated quadrature encoder interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### Returns:

None.

## 21.2.1.8 ROM\_QEIIntEnable

Enables individual quadrature encoder interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIIntEnable is a function pointer located at ROM\_QEITABLE[11].

#### Parameters:

ui32Base is the base address of the quadrature encoder module.

ui32IntFlags is a bit mask of the interrupt sources to be enabled. Can be any of the QEI\_INTERROR, QEI\_INTDIR, QEI\_INTTIMER, or QEI\_INTINDEX values.

#### **Description:**

This function enables the indicated quadrature encoder interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### **Returns:**

None.

## 21.2.1.9 ROM\_QEIIntStatus

Gets the current interrupt status.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIIntStatus is a function pointer located at ROM\_QEITABLE[13].

ui32Base is the base address of the quadrature encoder module.

**bMasked** is false if the raw interrupt status is required and true if the masked interrupt status is required.

#### Description:

This function returns the interrupt status for the quadrature encoder module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### Returns:

Returns the current interrupt status, enumerated as a bit field of **QEI\_INTERROR**, **QEI\_INTDIR**, **QEI\_INTTIMER**, and **QEI\_INTINDEX**.

#### 21.2.1.10 ROM\_QEIPositionGet

Gets the current encoder position.

#### Prototype:

```
uint32_t
ROM_QEIPositionGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIPositionGet is a function pointer located at ROM\_QEITABLE[0].

#### Parameters:

ui32Base is the base address of the quadrature encoder module.

#### **Description:**

This function returns the current position of the encoder. Depending upon the configuration of the encoder, and the incident of an index pulse, this value may or may not contain the expected data (that is, if in reset on index mode, if an index pulse has not been encountered, the position counter is not yet aligned with the index pulse).

#### **Returns:**

The current position of the encoder.

## 21.2.1.11 ROM\_QEIPositionSet

Sets the current encoder position.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_QEITABLE is an array of pointers located at ROM_APITABLE[9].
ROM_QEIPositionSet is a function pointer located at ROM_QEITABLE[4].
```

*ui32Base* is the base address of the quadrature encoder module. *ui32Position* is the new position for the encoder.

#### Description:

This function sets the current position of the encoder; the encoder position is then measured relative to this value.

#### Returns:

None.

## 21.2.1.12 ROM\_QEIVelocityConfigure

Configures the velocity capture.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIVelocityConfigure is a function pointer located at ROM\_QEITABLE[9].

#### Parameters:

ui32Base is the base address of the quadrature encoder module.

ui32PreDiv specifies the predivider applied to the input quadrature signal before it is counted; can be one of QEI\_VELDIV\_1, QEI\_VELDIV\_2, QEI\_VELDIV\_4, QEI\_VELDIV\_8, QEI\_VELDIV\_16, QEI\_VELDIV\_32, QEI\_VELDIV\_64, or QEI\_VELDIV\_128.

*ui32Period* specifies the number of clock ticks over which to measure the velocity; must be non-zero.

#### **Description:**

This function configures the operation of the velocity capture portion of the quadrature encoder. The position increment signal is predivided as specified by *ui32PreDiv* before being accumulated by the velocity capture. The divided signal is accumulated over *ui32Period* system clock before being saved and resetting the accumulator.

#### Returns:

None.

## 21.2.1.13 ROM\_QEIVelocityDisable

Disables the velocity capture.

#### Prototype:

```
void
ROM_QEIVelocityDisable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIVelocityDisable is a function pointer located at ROM\_QEITABLE[8].

#### Parameters:

ui32Base is the base address of the quadrature encoder module.

#### **Description:**

This function disables operation of the velocity capture in the quadrature encoder module.

#### **Returns:**

None.

## 21.2.1.14 ROM\_QEIVelocityEnable

Enables the velocity capture.

#### Prototype:

```
void
ROM_QEIVelocityEnable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIVelocityEnable is a function pointer located at ROM\_QEITABLE[7].

#### Parameters:

ui32Base is the base address of the quadrature encoder module.

#### **Description:**

This function enables operation of the velocity capture in the quadrature encoder module. The module must be configured before velocity capture is enabled.

#### See also:

ROM QEIVelocityConfigure() and ROM QEIEnable()

#### **Returns:**

None.

### 21.2.1.15 ROM\_QEIVelocityGet

Gets the current encoder speed.

#### Prototype:

```
uint32_t
ROM_QEIVelocityGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIVelocityGet is a function pointer located at ROM\_QEITABLE[10].

ui32Base is the base address of the quadrature encoder module.

#### **Description:**

This function returns the current speed of the encoder. The value returned is the number of pulses detected in the specified time period; this number can be multiplied by the number of time periods per second and divided by the number of pulses per revolution to obtain the number of revolutions per second.

#### **Returns:**

Returns the number of pulses captured in the given time period.

# 22 SMBus Stack

Introduction	 
API Functions	 

# 22.1 Introduction

The SMBus stack takes advantage of the SMBus extensions present on the I2C module. All standard SMBus protocols are supported in the SMBus stack, including Packet Error Checking (PEC) and Address Resolution Protocol (ARP). PEC can be enabled or disabled on a per transfer basis by using the SMBusPECEnable() and SMBusPECDisable() functions.

The stack uses a per instance configuration data structure to define various settings for each bus. The data structure has both public and private members, and software should take care not to modify members that it does not need to. For example, the interrupt state machine is tracked via the configuration structure and can be adversely affected by modifications made by the user application. Public members include information such as the base address of the I2C peripheral being used, transmit/receive buffer pointers, transfer sizes, etc.

User application software is responsible for doing basic configuration of each I2C peripheral being used for SMBus before attempting to do any bus transactions. For example, user code must enable the GPIO ports, configure the pins, set up the functional IO mux, and enable the clock to the I2C peripheral. Everything else, including initialization of the specific I2C peripheral and interrupts, is handled via SMBus stack calls such as ROM\_SMBusMasterInit(), ROM\_SMBusSlaveInit(), ROM\_SMBusMasterIntEnable() and ROM\_SMBusSlaveIntEnable(). When using ARP, software can optionally define a Unique Device Identification (UDID) structure to be used by the slave during the configuration phase.

As mentioned above, the SMBus stack is based on an interrupt-driven state machine. When performing master operations, an application can choose to either poll the status of a transaction using ROM\_SMBusStatusGet() or look at the return code from any of the SMBusMaster functions that initiate new transactions. If the SMBus instance is busy, it will return without impacting the ongoing transfer. Slave operations can also use ROM\_SMBusStatusGet() to query the status of an ongoing transfer. This implementation is RTOS-friendly.

On the master side, things are very straightforward, with user code needing only a call to ROM\_SMBusMasterIntProcess() in the simplest case. Return codes can be tracked for events such as slave NACK or other error conditions if desired. Once the stack is configured at initialization time, the user code makes calls to the various SMBusMaster functions to initiate transfers using specific SMBus protocols.

The SMBus slave requires much more interaction from the user application. Since the slave is "dumb", meaning that it doesn't know which protocol to use until software tells it, the slave interrupt service routine requires much more code than the master case. The typical flow would be a call to ROM\_SMBusSlaveIntProcess() followed by code that analyses the return code and the first data byte received. The typical SMBus flow is to have the master send a command byte first. Once the ISR analyzes the first data byte, it must set stack-specific flags for things such as process call or block transfers so that the state machine functions correctly.

# 22.2 API Functions

## **Functions**

- void ROM\_SMBusARPDisable (tSMBus \*psSMBus)
- void ROM\_SMBusARPEnable (tSMBus \*psSMBus)
- void ROM\_SMBusARPUDIDPacketDecode (tSMBusUDID \*psUDID, uint8\_t \*pui8Address, uint8\_t \*pui8Data)
- void ROM\_SMBusARPUDIDPacketEncode (tSMBusUDID \*psUDID, uint8\_t ui8Address, uint8\_t \*pui8Data)
- void ROM\_SMBusDMADisable (tSMBus \*psSMBus)
- void ROM\_SMBusDMAEnable (tSMBus \*psSMBus, uint8\_t ui8TxChannel, uint8\_t ui8RxChannel)
- void ROM\_SMBusFIFODisable (tSMBus \*psSMBus)
- void ROM\_SMBusFIFOEnable (tSMBus \*psSMBus)
- tSMBusStatus ROM\_SMBusMasterARPAssignAddress (tSMBus \*psSMBus, uint8\_t \*pui8Data)
- tSMBusStatus ROM\_SMBusMasterARPNotifyMaster (tSMBus \*psSMBus, uint8\_t \*pui8Data)
- tSMBusStatus ROM\_SMBusMasterARPPrepareToARP (tSMBus \*psSMBus)
- tSMBusStatus ROM\_SMBusMasterBlockProcessCall (tSMBus \*psSMBus, uint8\_t ui8TargetAddress, uint8\_t ui8Command, uint8\_t \*pui8TxData, uint8\_t ui8TxSize, uint8\_t \*pui8RxData)
- tSMBusStatus ROM\_SMBusMasterBlockRead (tSMBus \*psSMBus, uint8\_t ui8TargetAddress, uint8\_t ui8Command, uint8\_t \*pui8Data)
- tSMBusStatus ROM\_SMBusMasterBlockWrite (tSMBus \*psSMBus, uint8\_t ui8TargetAddress, uint8\_t ui8Command, uint8\_t \*pui8Data, uint8\_t ui8Size)
- tSMBusStatus ROM\_SMBusMasterByteReceive (tSMBus \*psSMBus, uint8\_t ui8TargetAddress, uint8\_t \*pui8Data)
- tSMBusStatus ROM\_SMBusMasterByteSend (tSMBus \*psSMBus, uint8\_t ui8TargetAddress, uint8\_t ui8Data)
- tSMBusStatus ROM\_SMBusMasterByteWordRead (tSMBus \*psSMBus, uint8\_t ui8TargetAddress, uint8\_t ui8Command, uint8\_t \*pui8Data, uint8\_t ui8Size)
- tSMBusStatus ROM\_SMBusMasterByteWordWrite (tSMBus \*psSMBus, uint8\_t ui8TargetAddress, uint8\_t ui8Command, uint8\_t \*pui8Data, uint8\_t ui8Size)
- tSMBusStatus ROM\_SMBusMasterHostNotify (tSMBus \*psSMBus, uint8\_t ui8OwnSlaveAddress, uint8\_t \*pui8Data)
- tSMBusStatus ROM\_SMBusMasterl2CRead (tSMBus \*psSMBus, uint8\_t ui8TargetAddress, uint8\_t \*pui8Data, uint8\_t ui8Size)
- tSMBusStatus ROM\_SMBusMasterl2CWrite (tSMBus \*psSMBus, uint8\_t ui8TargetAddress, uint8\_t \*pui8Data, uint8\_t ui8Size)
- tSMBusStatus ROM\_SMBusMasterI2CWriteRead (tSMBus \*psSMBus, uint8\_t ui8TargetAddress, uint8\_t \*pui8TxData, uint8\_t ui8TxSize, uint8\_t \*pui8RxData, uint8\_t ui8RxSize)
- void ROM\_SMBusMasterInit (tSMBus \*psSMBus, uint32\_t ui32I2CBase, uint32\_t ui32SMBusClock)
- void ROM\_SMBusMasterIntEnable (tSMBus \*psSMBus)
- tSMBusStatus ROM\_SMBusMasterIntProcess (tSMBus \*psSMBus)

- tSMBusStatus ROM\_SMBusMasterProcessCall (tSMBus \*psSMBus, uint8\_t ui8TargetAddress, uint8\_t ui8Command, uint8\_t \*pui8TxData, uint8\_t \*pui8RxData)
- tSMBusStatus ROM\_SMBusMasterQuickCommand (tSMBus \*psSMBus, uint8\_t ui8TargetAddress, bool bData)
- void ROM\_SMBusPECDisable (tSMBus \*psSMBus)
- void ROM\_SMBusPECEnable (tSMBus \*psSMBus)
- uint8\_t ROM\_SMBusRxPacketSizeGet (tSMBus \*psSMBus)
- void ROM\_SMBusSlaveACKSend (tSMBus \*psSMBus, bool bACK)
- void ROM\_SMBusSlaveAddressSet (tSMBus \*psSMBus, uint8\_t ui8AddressNum, uint8\_t ui8SlaveAddress)
- bool ROM\_SMBusSlaveARPFlagARGet (tSMBus \*psSMBus)
- void ROM\_SMBusSlaveARPFlagARSet (tSMBus \*psSMBus, bool bValue)
- bool ROM\_SMBusSlaveARPFlagAVGet (tSMBus \*psSMBus)
- void ROM\_SMBusSlaveARPFlagAVSet (tSMBus \*psSMBus, bool bValue)
- void ROM\_SMBusSlaveBlockTransferDisable (tSMBus \*psSMBus)
- void ROM\_SMBusSlaveBlockTransferEnable (tSMBus \*psSMBus)
- uint8\_t ROM\_SMBusSlaveCommandGet (tSMBus \*psSMBus)
- tSMBusStatus ROM\_SMBusSlaveDataSend (tSMBus \*psSMBus)
- void ROM\_SMBusSlavel2CDisable (tSMBus \*psSMBus)
- void ROM\_SMBusSlavel2CEnable (tSMBus \*psSMBus)
- void ROM\_SMBusSlaveInit (tSMBus \*psSMBus, uint32\_t ui32l2CBase)
- tSMBusStatus ROM\_SMBusSlaveIntAddressGet (tSMBus \*psSMBus)
- void ROM\_SMBusSlaveIntEnable (tSMBus \*psSMBus)
- tSMBusStatus ROM\_SMBusSlaveIntProcess (tSMBus \*psSMBus)
- void ROM\_SMBusSlaveManualACKDisable (tSMBus \*psSMBus)
- void ROM\_SMBusSlaveManualACKEnable (tSMBus \*psSMBus)
- bool ROM\_SMBusSlaveManualACKStatusGet (tSMBus \*psSMBus)
- void ROM\_SMBusSlaveProcessCallDisable (tSMBus \*psSMBus)
- void ROM\_SMBusSlaveProcessCallEnable (tSMBus \*psSMBus)
- void ROM\_SMBusSlaveRxBufferSet (tSMBus \*psSMBus, uint8\_t \*pui8Data, uint8\_t ui8Size)
- void ROM\_SMBusSlaveTransferInit (tSMBus \*psSMBus)
- void ROM\_SMBusSlaveTxBufferSet (tSMBus \*psSMBus, uint8\_t \*pui8Data, uint8\_t ui8Size)
- void ROM\_SMBusSlaveUDIDSet (tSMBus \*psSMBus, tSMBusUDID \*psUDID)
- tSMBusStatus ROM\_SMBusStatusGet (tSMBus \*psSMBus)

## 22.2.1 Function Documentation

## 22.2.1.1 ROM\_SMBusARPDisable

Clears the ARP flag in the configuration structure.

## Prototype:

```
void
ROM_SMBusARPDisable(tSMBus *psSMBus)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSARPDisable is a function pointer located at ROM\_SMBUSTABLE[1].

#### Parameters:

*psSMBus* specifies the SMBus configuration structure.

#### **Description:**

This function clears the Address Resolution Protocol (ARP) flag in the configuration structure. This flag can be used to track the state of a device during the ARP process.

#### Returns:

None.

## 22.2.1.2 ROM\_SMBusARPEnable

Sets the ARP flag in the configuration structure.

#### Prototype:

```
void
ROM_SMBusARPEnable(tSMBus *psSMBus)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSARPEnable is a function pointer located at ROM\_SMBUSTABLE[2].

#### **Parameters:**

psSMBus specifies the SMBus configuration structure.

#### **Description:**

This function sets the Address Resolution Protocol (ARP) flag in the configuration structure. This flag can be used to track the state of a device during the ARP process.

#### **Returns:**

None.

## 22.2.1.3 ROM\_SMBusARPUDIDPacketDecode

Decodes an SMBus packet into a UDID structure and address.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSARPUDIDPacketDecode is a function pointer located at ROM\_SMBUSTABLE[3].

**psUDID** specifies the structure that is updated with new data.

*pui8Address* specifies the location of the variable that holds the the address sent with the UDID (byte 17).

pui8Data specifies the location of the source data.

#### **Description:**

This function takes a data buffer and decodes it into a tSMBusUDID structure and an address variable. It is assumed that there are 17 bytes in the data buffer.

#### Returns:

None.

## 22.2.1.4 ROM\_SMBusARPUDIDPacketEncode

Encodes a UDID structure and address into SMBus-transferable byte order.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSARPUDIDPacketEncode is a function pointer located at ROM\_SMBUSTABLE[4].

#### **Parameters:**

*psUDID* specifies the structure to encode.*ui8Address* specifies the address to send with the UDID (byte 17).*pui8Data* specifies the location of the destination data buffer.

#### **Description:**

This function takes a tSMBusUDID structure and re-orders the bytes so that it can be transferred on the bus. The destination data buffer must contain at least 17 bytes.

#### **Returns:**

None.

## 22.2.1.5 ROM\_SMBusDMADisable

Disables use of the transmit and receive DMA and FIFOs.

#### Prototype:

void
ROM\_SMBusDMADisable(tSMBus \*psSMBus)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSDMADisable is a function pointer located at ROM\_SMBUSTABLE[59].

**psSMBus** specifies the SMBus configuration structure.

#### **Description:**

This function disables the transmit and receive FIFOs and use of the DMA for the specified I2C/SMBus interface and disables the TX and RX FIFO request interrupts.

#### Returns:

None.

## 22.2.1.6 ROM\_SMBusDMAEnable

Enables use of the transmit and receive DMA.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBusDMAEnable is a function pointer located at ROM\_SMBUSTABLE[58].

#### Parameters:

*psSMBus* specifies the SMBus configuration structure. *ui8TxChannel* is the DMA channel number for I2C transmit. *ui8RxChannel* is the DMA channel number for I2C receive.

#### **Description:**

This function enables the use of the on-chip DMA engine for the I2C/SMBus interface and enables the appropriate interrupts. The only SMBus APIs that support using the DMA are ROM\_SMBusMasterBlockWrite(), ROM\_SMBusMasterBlockRead(), ROM\_SMBusMasterBlockProcessCall(), ROM\_SMBusMasterI2CWrite(), ROM\_SMBusMasterI2CRead(), and ROM\_SMBusMasterI2CWriteRead() due to the DMA configuration overhead. To maximize the efficiency of all other SMBus APIs that transfer fewer bytes, when this function is called, the FIFO flag is also set. This allows other APIs to benefit from the use of the FIFO without needing to call ROM\_SMBusFIFOEnable(). Once the DMA flag is set (using this function), all SMBus transfers that support using the DMA will do so, and those that don't will not use the DMA. If DMA usage is no longer required, software should call ROM\_SMBusDMADisable().

Only the SMBus master interface is allowed to use DMA transfers. All slave operations with the DMA flag set will use the FIFO interface only. If a I2C/SMBus peripheral is both master and slave, software must ensure that both master and slave are not both configured to use DMA or the FIFOs. The DMA utilizes the I2C peripheral's FIFOs and there is a single transmit and single receive FIFO for each I2C interface (that includes a master and a slave). Each FIFO can be used by the master or the slave, but not both. This function sets both the transmit and receive FIFO for the specified I2C peripheral to the master or slave, depending on the base address.

#### **Returns:**

None.

## 22.2.1.7 ROM\_SMBusFIFODisable

Disables use of the transmit and receive FIFO.

#### Prototype:

void
ROM\_SMBusFIFODisable(tSMBus \*psSMBus)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSFIFODisable is a function pointer located at ROM\_SMBUSTABLE[57].

#### Parameters:

**psSMBus** specifies the SMBus configuration structure.

#### **Description:**

This function disables the transmit and receive FIFOs for the specified I2C/SMBus interface and disables the TX and RX FIFO request interrupts.

#### **Returns:**

None.

## 22.2.1.8 ROM\_SMBusFIFOEnable

Enables use of the transmit and receive FIFOs.

#### Prototype:

```
void
ROM_SMBusFIFOEnable(tSMBus *psSMBus)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSFIFOEnable is a function pointer located at ROM\_SMBUSTABLE[56].

#### Parameters:

**psSMBus** specifies the SMBus configuration structure.

#### **Description:**

This function enables the transmit and receive FIFOs for the I2C/SMBus interface and enables the TX and RX FIFO request interrupts. Only SMBus APIs that send at least two bytes of data have access to the FIFO. The FIFO trigger levels are fixed at a value of 4. Once the FIFO flags are set (using this function), all SMBus transfers that support using the FIFOs will do so, and those that don't will not use the FIFO. If FIFO usage is no longer required, software should call ROM\_SMBusFIFODisable().

If a I2C/SMBus peripheral is both master and slave, software must ensure that both master and slave are not configured to use the FIFOs. There is a single transmit and single receive FIFO for each I2C interface (that includes a master and a slave). Each FIFO can be used by the master or the slave, but not both. This function sets both the transmit and receive FIFO for the specified I2C peripheral to the master or slave, depending on the base address. Returns: None.

## 22.2.1.9 ROM\_SMBusMasterARPAssignAddress

Sends an ARP Assign Address packet.

#### Prototype:

```
tSMBusStatus
ROM_SMBusMasterARPAssignAddress(tSMBus *psSMBus,
uint8_t *pui8Data)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SMBUSTABLE is an array of pointers located at ROM_APITABLE[29].

ROM_SMBUSMasterARPAssignAddress is a function pointer located at

ROM_SMBUSTABLE[5].
```

#### Parameters:

*psSMBus* specifies the SMBus configuration structure.

**pui8Data** is a pointer to the transmit data buffer. This buffer should be correctly formatted using ROM\_SMBusARPUDIDPacketEncode() and should contain the UDID data and the address for the slave.

#### Description:

This function sends an Assign Address packet, used during Address Resolution Protocol (ARP). Because SMBus requires data bytes be sent out MSB first, the UDID and target address should be formatted correctly by the application or using ROM\_SMBusARPUDIDPacketEncode() and placed into a data buffer pointed to by *pui8Data*.

#### Returns:

Returns **SMBUS\_PERIPHERAL\_BUSY** if the I2C peripheral is currently active, **SM-BUS\_BUS\_BUSY** if the bus is already in use, or **SMBUS\_OK** if the transfer has successfully been initiated.

## 22.2.1.10 ROM\_SMBusMasterARPNotifyMaster

Sends a Notify ARP Master packet.

#### Prototype:

```
tSMBusStatus
ROM_SMBusMasterARPNotifyMaster(tSMBus *psSMBus,
uint8_t *pui8Data)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SMBUSTABLE is an array of pointers located at ROM_APITABLE[29].

ROM_SMBUSMasterARPNotifyMaster is a function pointer located at

ROM_SMBUSTABLE[8].
```

psSMBus specifies the SMBus configuration structure.

*pui8Data* is a pointer to the transmit data buffer. The data payload should be 0x0000 for this packet.

### **Description:**

This function sends a Notify ARP Master packet, used during Address Resolution Protocol (ARP). This packet is used by a slave to indicate to the ARP Master that it needs attention.

#### Returns:

Returns **SMBUS\_PERIPHERAL\_BUSY** if the I2C peripheral is currently active, **SM-BUS\_BUS\_BUSY** if the bus is already in use, or **SMBUS\_OK** if the transfer has successfully been initiated.

## 22.2.1.11 ROM\_SMBusMasterARPPrepareToARP

Sends a Prepare to ARP packet.

#### Prototype:

```
tSMBusStatus
ROM_SMBusMasterARPPrepareToARP(tSMBus *psSMBus)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SMBUSTABLE is an array of pointers located at ROM_APITABLE[29].

ROM_SMBUSMasterARPPrepareToARP is a function pointer located at

ROM_SMBUSTABLE[9].
```

#### Parameters:

*psSMBus* specifies the SMBus configuration structure.

#### **Description:**

This function sends a Prepare to ARP packet, used during Address Resolution Protocol (ARP). This packet is used by an ARP Master to alert devices on the bus that ARP is about to begin. All ARP-capable devices must acknowledge all bytes in this packet and clear their Address Resolved (AR) flag.

#### Returns:

Returns **SMBUS\_PERIPHERAL\_BUSY** if the I2C peripheral is currently active, **SM-BUS\_BUS\_BUSY** if the bus is already in use, or **SMBUS\_OK** if the transfer has successfully been initiated.

## 22.2.1.12 ROM SMBusMasterBlockProcessCall

Initiates a master Block Process Call transfer to an SMBus slave.

#### Prototype:

```
tSMBusStatus
ROM_SMBusMasterBlockProcessCall(tSMBus *psSMBus,
uint8_t ui8TargetAddress,
uint8_t ui8Command,
```

```
uint8_t *pui8TxData,
uint8_t ui8TxSize,
uint8_t *pui8RxData)

ROM Location:
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_SMBUSTABLE is an array of pointers located at ROM_APITABLE[29].
ROM_SMBusMasterBlockProcessCall is a function pointer located at
ROM_SMBUSTABLE[12].
```

*psSMBus* specifies the SMBus configuration structure. *ui8TargetAddress* specifies the slave address of the target device. *ui8Command* is the command byte sent before the data is requested. *pui8TxData* is a pointer to the transmit data buffer. *ui8TxSize* is the number of bytes to send to the slave.

pui8RxData is a pointer to the receive data buffer.

#### **Description:**

This function supports the Block Write/Block Read Process Call protocol. The amount of data sent to the slave is user defined but limited to 32 data bytes. The amount of data read is defined by the slave device, but should never exceed 32 bytes per the SM-Bus spec. The receive size is the first data byte returned by the slave, so the actual size is populated in ROM\_SMBusMasterIntProcess(). In the application interrupt handler, ROM\_SMBusRxPacketSizeGet() can be used to obtain the amount of data sent by the slave.

This protocol supports the optional PEC byte for error checking. To use PEC, ROM\_SMBusPECEnable() must be called before this function.

#### **Returns:**

Returns **SMBUS\_PERIPHERAL\_BUSY** if the I2C peripheral is currently active, **SMBUS\_BUS\_BUSY** if the bus is already in use, **SMBUS\_DATA\_SIZE\_ERROR** if *ui8TxSize* is greater than 32, or **SMBUS\_OK** if the transfer has successfully been initiated.

### 22.2.1.13 ROM\_SMBusMasterBlockRead

Initiates a master Block Read transfer to an SMBus slave.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSMasterBlockRead is a function pointer located at ROM\_SMBUSTABLE[13].

#### Parameters:

*psSMBus* specifies the SMBus configuration structure.

*ui8TargetAddress* specifies the slave address of the target device. *ui8Command* is the command byte sent before the data is requested. *pui8Data* is a pointer to the receive data buffer.

#### **Description:**

This function supports the Block Read protocol. The amount of data read is defined by the slave device, but should never exceed 32 bytes per the SMBus spec. The receive size is the first data byte returned by the slave, so this function assumes a size of 3 until the actual number is sent by the slave. In the application interrupt handler, ROM\_SMBusRxPacketSizeGet() can be used to obtain the amount of data sent by the slave.

This protocol supports the optional PEC byte for error checking. To use PEC, ROM\_SMBusPECEnable() must be called before this function.

#### **Returns:**

Returns **SMBUS\_PERIPHERAL\_BUSY** if the I2C peripheral is currently active, **SM-BUS\_BUS\_BUSY** if the bus is already in use, or **SMBUS\_OK** if the transfer has successfully been initiated.

### 22.2.1.14 ROM\_SMBusMasterBlockWrite

Initiates a master Block Write transfer to an SMBus slave.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBusMasterBlockWrite is a function pointer located at ROM\_SMBUSTABLE[14].

#### Parameters:

*psSMBus* specifies the SMBus configuration structure. *ui8TargetAddress* specifies the slave address of the target device. *ui8Command* is the command byte sent before the data is requested. *pui8Data* is a pointer to the transmit data buffer. *ui8Size* is the number of bytes to send to the slave.

#### **Description:**

This function supports the Block Write protocol. The amount of data sent to the slave is user defined, but limited to 32 bytes per the SMBus spec.

This protocol supports the optional PEC byte for error checking. To use PEC, ROM\_SMBusPECEnable() must be called before this function.

#### Returns:

Returns SMBUS\_PERIPHERAL\_BUSY if the I2C peripheral is currently active, SM-BUS\_BUS\_BUSY if the bus is already in use, SMBUS\_DATA\_SIZE\_ERROR if *ui8Size* is greater than 32, or SMBUS\_OK if the transfer has successfully been initiated.

## 22.2.1.15 ROM\_SMBusMasterByteReceive

Initiates a master Receive Byte transfer to an SMBus slave.

#### Prototype:

```
tSMBusStatus
ROM_SMBusMasterByteReceive(tSMBus *psSMBus,
uint8_t ui8TargetAddress,
uint8_t *pui8Data)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSMasterByteReceive is a function pointer located at ROM\_SMBUSTABLE[15].

#### Parameters:

**psSMBus** specifies the SMBus configuration structure. **ui8TargetAddress** specifies the slave address of the target device. **pui8Data** is a pointer to the location to store the received data byte.

#### **Description:**

The Receive Byte protocol is a basic SMBus protocol that receives a single data byte from the slave. Unlike most of the other SMBus protocols, Receive Byte does not send a "command" byte before the data payload and is intended for basic communication.

This protocol supports the optional PEC byte for error checking. To use PEC, ROM\_SMBusPECEnable() must be called before this function.

#### **Returns:**

Returns **SMBUS\_PERIPHERAL\_BUSY** if the I2C peripheral is currently active, **SM-BUS\_BUS\_BUSY** if the bus is already in use, or **SMBUS\_OK** if the transfer has successfully been initiated.

## 22.2.1.16 ROM\_SMBusMasterByteSend

Initiates a master Send Byte transfer to an SMBus slave.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSMasterByteSend is a function pointer located at ROM\_SMBUSTABLE[16].

#### Parameters:

**psSMBus** specifies the SMBus configuration structure. **ui8TargetAddress** specifies the slave address of the target device. **ui8Data** is the data byte to send to the slave.

## **Description:**

The Send Byte protocol is a basic SMBus protocol that sends a single data byte to the slave. Unlike most of the other SMBus protocols, Send Byte does not send a "command" byte before the data payload and is intended for basic communication.

This protocol supports the optional PEC byte for error checking. To use PEC, ROM\_SMBusPECEnable() must be called before this function.

## Returns:

Returns **SMBUS\_PERIPHERAL\_BUSY** if the I2C peripheral is currently active, **SM-BUS\_BUS\_BUSY** if the bus is already in use, or **SMBUS\_OK** if the transfer has successfully been initiated.

# 22.2.1.17 ROM\_SMBusMasterByteWordRead

Initiates a master Read Byte or Read Word transfer to an SMBus slave.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSMasterByteWordRead is a function pointer located at ROM\_SMBUSTABLE[17].

## **Parameters:**

*psSMBus* specifies the SMBus configuration structure.

ui8TargetAddress specifies the slave address of the target device.

ui8Command is the command byte sent before the data is requested.

pui8Data is a pointer to the receive data buffer.

*ui8Size* is the number of bytes to receive from the slave.

# **Description:**

This function supports both the Read Byte and Read Word protocols. The amount of data to receive is user defined, but limited to 1 or 2 bytes.

This protocol supports the optional PEC byte for error checking. To use PEC, ROM\_SMBusPECEnable() must be called before this function.

## **Returns:**

Returns SMBUS\_PERIPHERAL\_BUSY if the I2C peripheral is currently active, SM-BUS\_BUS\_BUSY if the bus is already in use, SMBUS\_DATA\_SIZE\_ERROR if *ui8Size* is greater than 2, or SMBUS\_OK if the transfer has successfully been initiated.

# 22.2.1.18 ROM\_SMBusMasterByteWordWrite

Initiates a master Write Byte or Write Word transfer to an SMBus slave.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSMasterByteWordWrite is a function pointer located at ROM\_SMBUSTABLE[18].

## Parameters:

*psSMBus* specifies the SMBus configuration structure. *ui8TargetAddress* specifies the slave address of the target device. *ui8Command* is the command byte sent before the data payload. *pui8Data* is a pointer to the transmit data buffer. *ui8Size* is the number of bytes to send to the slave.

## **Description:**

This function supports both the Write Byte and Write Word protocols. The amount of data to send is user defined, but limited to 1 or 2 bytes.

This protocol supports the optional PEC byte for error checking. To use PEC, ROM\_SMBusPECEnable() must be called before this function.

## **Returns:**

Returns SMBUS\_PERIPHERAL\_BUSY if the I2C peripheral is currently active, SM-BUS\_BUS\_BUSY if the bus is already in use, SMBUS\_DATA\_SIZE\_ERROR if *ui8Size* is greater than 2, or SMBUS\_OK if the transfer has successfully been initiated.

# 22.2.1.19 ROM\_SMBusMasterHostNotify

Initiates a master Host Notify transfer to the SMBus Host.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSMasterHostNotify is a function pointer located at ROM\_SMBUSTABLE[19].

## **Parameters:**

**psSMBus** specifies the SMBus configuration structure.

*ui8OwnSlaveAddress* specifies the peripheral's own slave address. *pui8Data* is a pointer to the two byte data payload.

# **Description:**

The Host Notify protocol is used by SMBus slaves to alert the bus Host about an event. Most slave devices that operate in this environment only become a bus master when this packet type is used. Host Notify always sends two data bytes to the host along with the peripheral's own slave address so that the Host knows which peripheral requested the Host's attention.

This protocol does not support PEC. The PEC flag is explicitly cleared within this function, so if PEC is enabled prior to calling it, it must be re-enabled afterwards.

## **Returns:**

Returns **SMBUS\_PERIPHERAL\_BUSY** if the I2C peripheral is currently active, **SM-BUS\_BUS\_BUSY** if the bus is already in use, or **SMBUS\_OK** if the transfer has successfully been initiated.

# 22.2.1.20 ROM\_SMBusMasterl2CRead

Initiates a "raw" I2C read transfer to a slave device.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSMasterI2CRead is a function pointer located at ROM\_SMBUSTABLE[20].

# Parameters:

*psSMBus* specifies the SMBus configuration structure.

ui8TargetAddress specifies the slave address of the target device.

pui8Data is a pointer to the receive data buffer.

ui8Size is the number of bytes to send to the slave.

## **Description:**

This function receives a user-defined number of bytes from an I2C slave without using an SMBus protocol. The data size is only limited to the size of the *ui8Size* parameter.

Because this function uses "raw" I2C, PEC is not supported.

## **Returns:**

Returns **SMBUS\_PERIPHERAL\_BUSY** if the I2C peripheral is currently active, **SM-BUS\_BUS\_BUSY** if the bus is already in use, or **SMBUS\_OK** if the transfer has successfully been initiated.

# 22.2.1.21 ROM\_SMBusMasterl2CWrite

Initiates a "raw" I2C write transfer to a slave device.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSMasterI2CWrite is a function pointer located at ROM\_SMBUSTABLE[21].

# Parameters:

*psSMBus* specifies the SMBus configuration structure.*ui8TargetAddress* specifies the slave address of the target device.*pui8Data* is a pointer to the transmit data buffer.*ui8Size* is the number of bytes to send to the slave.

#### Description:

This function sends a user-defined number of bytes to an I2C slave without using an SMBus protocol. The data size is only limited to the size of the *ui8Size* parameter.

Because this function uses "raw" I2C, PEC is not supported.

#### Returns:

Returns **SMBUS\_PERIPHERAL\_BUSY** if the I2C peripheral is currently active, **SM-BUS\_BUS\_BUSY** if the bus is already in use, or **SMBUS\_OK** if the transfer has successfully been initiated.

# 22.2.1.22 ROM\_SMBusMasterI2CWriteRead

Initiates a "raw" I2C write-read transfer to a slave device.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSMasterI2CWriteRead is a function pointer located at ROM\_SMBUSTABLE[22].

#### Parameters:

*psSMBus* specifies the SMBus configuration structure.

*ui8TargetAddress* specifies the slave address of the target device. *pui8TxData* is a pointer to the transmit data buffer.

ui8TxSize is the number of bytes to send to the slave.

pui8RxData is a pointer to the receive data buffer.

ui8RxSize is the number of bytes to receive from the slave.

## **Description:**

This function initiates a write-read transfer to an I2C slave without using an SMBus protocol. The user-defined number of bytes is written to the slave first, followed by the reception of the user-defined number of bytes. The transmit and receive data sizes are only limited to the size of the *ui8TxSize* and *ui8RxSize* parameters.

Because this function uses "raw" I2C, PEC is not supported.

## Returns:

Returns **SMBUS\_PERIPHERAL\_BUSY** if the I2C peripheral is currently active, **SM-BUS\_BUS\_BUSY** if the bus is already in use, or **SMBUS\_OK** if the transfer has successfully been initiated.

# 22.2.1.23 ROM\_SMBusMasterInit

Initializes an I2C master peripheral for SMBus functionality.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBusMasterInit is a function pointer located at ROM\_SMBUSTABLE[23].

## Parameters:

**psSMBus** specifies the SMBus configuration structure. **ui32I2CBase** specifies the base address of the I2C peripheral. **ui32SMBusClock** specifies the system clock speed of the MCU.

#### **Description:**

This function initializes an I2C peripheral for SMBus master use. The instance-specific configuration structure is initialized to a set of known values and the I2C peripheral is configured for 100kHz use, which is required by the SMBus specification.

# Returns:

None.

# 22.2.1.24 ROM\_SMBusMasterIntEnable

Enables the appropriate master interrupts for stack processing.

## Prototype:

```
void
ROM_SMBusMasterIntEnable(tSMBus *psSMBus)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSMasterIntEnable is a function pointer located at ROM\_SMBUSTABLE[24].

## Parameters:

**psSMBus** specifies the SMBus configuration structure.

## **Description:**

This function enables the I2C interrupts used by the SMBus master. Both the peripheral-level and NVIC-level interrupts are enabled. ROM\_SMBusMasterInit() must be called before this function because this function relies on the I2C base address being defined.

## **Returns:**

None.

# 22.2.1.25 ROM\_SMBusMasterIntProcess

Master ISR processing function for the SMBus application.

## Prototype:

tSMBusStatus ROM\_SMBusMasterIntProcess(tSMBus \*psSMBus)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSMasterIntProcess is a function pointer located at ROM\_SMBUSTABLE[0].

# Parameters:

psSMBus specifies the SMBus configuration structure.

## **Description:**

This function must be called in the application interrupt service routine (ISR) to process SMBus master interrupts.

# **Returns:**

Returns SMBUS\_TIMEOUT if a bus timeout is detected, SMBUS\_ARB\_LOST if I2C bus arbitration lost is detected, SMBUS\_ADDR\_ACK\_ERROR if the address phase of a transfer results in a NACK, SMBUS\_DATA\_ACK\_ERROR if the data phase of a transfer results in a NACK, SMBUS\_DATA\_SIZE\_ERROR if a receive buffer overrun is detected or if a transmit operation tries to write more data than is allowed, SMBUS\_MASTER\_ERROR if an unknown error occurs, SMBUS\_PEC\_ERROR if the received PEC byte does not match the locally calculated value, or SMBUS\_OK if processing finished successfully.

# 22.2.1.26 ROM\_SMBusMasterProcessCall

Initiates a master Process Call transfer to an SMBus slave.

## Prototype:

```
tSMBusStatus
ROM_SMBusMasterProcessCall(tSMBus *psSMBus,
uint8_t ui8TargetAddress,
uint8_t ui8Command,
uint8_t *pui8TxData,
uint8_t *pui8RxData)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSMasterProcessCall is a function pointer located at ROM\_SMBUSTABLE[25].

## **Parameters:**

*psSMBus* specifies the SMBus configuration structure. *ui8TargetAddress* specifies the slave address of the target device. *ui8Command* is the command byte sent before the data is requested. *pui8TxData* is a pointer to the transmit data buffer. *pui8RxData* is a pointer to the receive data buffer.

## **Description:**

This function supports the Process Call protocol. The amount of data sent to and received from the slave is fixed to 2 bytes per direction (2 sent, 2 received).

This protocol supports the optional PEC byte for error checking. To use PEC, ROM\_SMBusPECEnable() must be called before this function.

## **Returns:**

Returns **SMBUS\_PERIPHERAL\_BUSY** if the I2C peripheral is currently active, **SM-BUS\_BUS\_BUSY** if the bus is already in use, or **SMBUS\_OK** if the transfer has successfully been initiated.

# 22.2.1.27 ROM\_SMBusMasterQuickCommand

Initiates a master Quick Command transfer to an SMBus slave.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSMasterQuickCommand is a function pointer located at ROM\_SMBUSTABLE[26].

## **Parameters:**

*psSMBus* specifies the SMBus configuration structure.

*ui8TargetAddress* specifies the slave address of the target device. *bData* is the value of the single data bit sent to the slave.

#### **Description:**

Quick Command is an SMBus protocol that sends a single data bit using the I2C R/S bit. This function issues a single I2C transfer with the slave address and data bit.

This protocol does not support PEC. The PEC flag is explicitly cleared within this function, so if PEC is enabled prior to calling it, it must be re-enabled afterwards.

#### Returns:

Returns **SMBUS\_PERIPHERAL\_BUSY** if the I2C peripheral is currently active, **SM-BUS\_BUS\_BUSY** if the bus is already in use, or **SMBUS\_OK** if the transfer has successfully been initiated.

# 22.2.1.28 ROM\_SMBusPECDisable

Disables Packet Error Checking (PEC).

# Prototype:

```
void
ROM_SMBusPECDisable(tSMBus *psSMBus)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSPECDisable is a function pointer located at ROM\_SMBUSTABLE[27].

#### Parameters:

psSMBus specifies the SMBus configuration structure.

#### **Description:**

This function disables the transmission and checking of a PEC byte in SMBus transactions.

#### **Returns:**

None.

# 22.2.1.29 ROM\_SMBusPECEnable

Enables Packet Error Checking (PEC).

## Prototype:

```
void
ROM_SMBusPECEnable(tSMBus *psSMBus)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSPECEnable is a function pointer located at ROM\_SMBUSTABLE[28].

#### Parameters:

**psSMBus** specifies the SMBus configuration structure.

## **Description:**

This function enables the transmission and checking of a PEC byte in SMBus transactions.

## **Returns:**

None.

# 22.2.1.30 ROM\_SMBusRxPacketSizeGet

Returns the number of bytes in the receive buffer.

## Prototype:

```
uint8_t
ROM SMBusRxPacketSizeGet(tSMBus *psSMBus)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSRxPacketSizeGet is a function pointer located at ROM\_SMBUSTABLE[29].

#### Parameters:

**psSMBus** specifies the SMBus configuration structure.

## **Description:**

This function returns the number of bytes in the active receive buffer. It can be used to determine how many bytes have been received in the slave receive or master block read configurations.

## **Returns:**

Number of bytes in the buffer.

# 22.2.1.31 ROM\_SMBusSlaveACKSend

Sets the value of the ACK bit when using manual acknowledgement.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBusSlaveACKSend is a function pointer located at ROM\_SMBUSTABLE[30].

# Parameters:

*psSMBus* specifies the SMBus configuration structure. *bACK* specifies whether to ACK (true) or NACK (false).

#### **Description:**

This function sets the value of the ACK bit. In order for the ACK bit to take effect, manual acknowledgement must be enabled on the slave using ROM\_SMBusSlaveManualACKEnable(). Returns: None.

# 22.2.1.32 ROM\_SMBusSlaveAddressSet

Sets the slave address for an SMBus slave peripheral.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSSlaveAddressSet is a function pointer located at ROM\_SMBUSTABLE[31].

## Parameters:

**psSMBus** specifies the SMBus configuration structure. **ui8AddressNum** specifies which address (primary or secondary). **ui8SlaveAddress** is the address of the slave.

## **Description:**

This function sets the slave address. Both the primary and secondary addresses can be set using this function. To set the primary address (stored in I2CSOAR), ui8AddressNum should be '0'. To set the secondary address (stored in I2CSOAR2), ui8AddressNum should be '1'.

## Returns:

None.

# 22.2.1.33 ROM\_SMBusSlaveARPFlagARGet

Returns the current value of the AR (Address Resolved) flag.

# Prototype:

bool
ROM\_SMBusSlaveARPFlagARGet(tSMBus \*psSMBus)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSSlaveARPFlagARGet is a function pointer located at ROM\_SMBUSTABLE[32].

## **Parameters:**

psSMBus specifies the SMBus configuration structure.

## **Description:**

This returns the value of the AR (Address Resolved) flag.

## **Returns:**

Returns true if set, or false if cleared.

# 22.2.1.34 ROM\_SMBusSlaveARPFlagARSet

Sets the value of the AR (Address Resolved) flag.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSSlaveARPFlagARSet is a function pointer located at ROM\_SMBUSTABLE[33].

## **Parameters:**

*psSMBus* specifies the SMBus configuration structure. *bValue* is the value to set the flag.

#### **Description:**

This function allows the application to set the value of the AR flag. All SMBus slaves must support the AR and AV flags. On POR, the AR flag is cleared. It is also cleared when a slave receives the ARP Reset Device command.

# **Returns:**

None.

# 22.2.1.35 ROM\_SMBusSlaveARPFlagAVGet

Returns the current value of the AV (Address Valid) flag.

# Prototype:

```
bool
ROM_SMBusSlaveARPFlagAVGet(tSMBus *psSMBus)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSSlaveARPFlagAVGet is a function pointer located at ROM\_SMBUSTABLE[34].

## Parameters:

psSMBus specifies the SMBus configuration structure.

## **Description:**

This returns the value of the AV (Address Valid) flag.

## **Returns:**

Returns true if set, or false if cleared.

# 22.2.1.36 ROM\_SMBusSlaveARPFlagAVSet

Sets the value of the AV (Address Valid) flag.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSSlaveARPFlagAVSet is a function pointer located at ROM\_SMBUSTABLE[35].

## **Parameters:**

*psSMBus* specifies the SMBus configuration structure. *bValue* is the value to set the flag.

# Description:

This function allows the application to set the value of the AV flag. All SMBus slaves must support the AR and AV flags. On POR, the AV flag is cleared. It is also cleared when a slave receives the ARP Reset Device command.

# **Returns:**

None.

# 22.2.1.37 ROM\_SMBusSlaveBlockTransferDisable

Clears the block transfer flag for an SMBus slave transfer.

# Prototype:

```
void
ROM_SMBusSlaveBlockTransferDisable(tSMBus *psSMBus)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SMBUSTABLE is an array of pointers located at ROM_APITABLE[29].

ROM_SMBUSSlaveBlockTransferDisable is a function pointer located at

ROM_SMBUSTABLE[36].
```

## Parameters:

*psSMBus* specifies the SMBus configuration structure.

## **Description:**

Clears the block transfer flag in the configuration structure. The user application can either call this function to clear the flag, or use ROM\_SMBusSlaveTransferInit() to clear out all transferspecific flags.

## **Returns:**

# 22.2.1.38 ROM\_SMBusSlaveBlockTransferEnable

Sets the block transfer flag for an SMBus slave transfer.

## Prototype:

```
void
ROM_SMBusSlaveBlockTransferEnable(tSMBus *psSMBus)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SMBUSTABLE is an array of pointers located at ROM_APITABLE[29].

ROM_SMBUSSlaveBlockTransferEnable is a function pointer located at

ROM_SMBUSTABLE[37].
```

## Parameters:

psSMBus specifies the SMBus configuration structure.

#### **Description:**

Sets the block transfer flag in the configuration structure so that the SMBus slave can respond correctly to a Block Write or Block Read request. This flag must be set prior to the data portion of the packet.

# **Returns:**

None.

# 22.2.1.39 ROM\_SMBusSlaveCommandGet

Get the current command byte.

## Prototype:

```
uint8_t
ROM_SMBusSlaveCommandGet(tSMBus *psSMBus)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBusSlaveCommandGet is a function pointer located at ROM\_SMBUSTABLE[38].

#### **Parameters:**

**psSMBus** specifies the SMBus configuration structure.

#### **Description:**

Returns the current value of the *ui8CurrentCommand* variable in the SMBus configuration structure. This can be used to help the user application set up the SMBus slave transmit and receive buffers.

# Returns:

# 22.2.1.40 ROM\_SMBusSlaveDataSend

Sends data outside of the interrupt processing function.

## Prototype:

tSMBusStatus ROM\_SMBusSlaveDataSend(tSMBus \*psSMBus)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBusSlaveDataSend is a function pointer located at ROM\_SMBUSTABLE[55].

## Parameters:

**psSMBus** specifies the SMBus configuration structure.

#### **Description:**

This function sends data outside the interrupt processing function, and should only be used when ROM\_SMBusSlaveIntProcess() returns SMBUS\_SLAVE\_NOT\_READY. At this point, the application should set up the transfer and call this function (it assumes that the transmit buffer has already been populated when called). When called, this function updates the slave state machine as if ROM\_SMBusSlaveIntProcess() were called.

#### **Returns:**

Returns **SMBUS\_SLAVE\_NOT\_READY** if the slave's transmit buffer is not yet initialized (ui8TxSize is 0), or **SMBUS\_OK** if processing finished successfully.

# 22.2.1.41 ROM\_SMBusSlavel2CDisable

Clears the "raw" I2C flag for an SMBus slave transfer.

## Prototype:

```
void
ROM_SMBusSlaveI2CDisable(tSMBus *psSMBus)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSSlaveI2CDisable is a function pointer located at ROM\_SMBUSTABLE[39].

#### Parameters:

**psSMBus** specifies the SMBus configuration structure.

#### **Description:**

Clears the raw I2C flag in the configuration structure. This flag is a global setting similar to the PEC flag and cannot be cleared using ROM\_SMBusSlaveTransferInit().

## **Returns:**

# 22.2.1.42 ROM\_SMBusSlavel2CEnable

Sets the "raw" I2C flag for an SMBus slave transfer.

## Prototype:

void
ROM\_SMBusSlaveI2CEnable(tSMBus \*psSMBus)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBusSlaveI2CEnable is a function pointer located at ROM\_SMBUSTABLE[40].

## Parameters:

**psSMBus** specifies the SMBus configuration structure.

## **Description:**

Sets the raw I2C flag in the configuration structure so that the SMBus slave can respond correctly to raw I2C (non-SMBus protocol) requests. This flag must be set prior to the transfer, and is a global setting.

#### **Returns:**

None.

# 22.2.1.43 ROM\_SMBusSlaveInit

Initializes an I2C slave peripheral for SMBus functionality.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSSlaveInit is a function pointer located at ROM\_SMBUSTABLE[41].

# Parameters:

*psSMBus* specifies the SMBus configuration structure. *ui32I2CBase* specifies the base address of the I2C peripheral.

#### **Description:**

This function initializes an I2C peripheral for SMBus slave use. The instance-specific configuration structure is initialized to a set of known values and the I2C peripheral is configured based on the input arguments.

The default configuration of the SMBus slave uses automatic acknowledgement. If manual acknowledgement is required, call ROM\_SMBusSlaveManualACKEnable().

#### Returns:

# 22.2.1.44 ROM\_SMBusSlaveIntAddressGet

Determine whether primary or secondary slave address has been requested by the master.

## Prototype:

tSMBusStatus ROM\_SMBusSlaveIntAddressGet(tSMBus \*psSMBus)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSSlaveIntAddressGet is a function pointer located at ROM\_SMBUSTABLE[42].

## Parameters:

**psSMBus** specifies the SMBus configuration structure.

#### **Description:**

Tells the caller whether the I2C slave address requested by the master or SMBus Host is the primary or secondary I2C slave address of the peripheral. The primary is defined as the address programmed into I2CSOAR, and the secondary as the address programmed into I2CSOAR2.

#### Returns:

Returns SMBUS\_SLAVE\_ADDR\_PRIMARY if the primary address is called out or SM-BUS\_SLAVE\_ADDR\_SECONDARY if the secondary address is called out.

# 22.2.1.45 ROM\_SMBusSlaveIntEnable

Enables the appropriate slave interrupts for stack processing.

## Prototype:

```
void
ROM_SMBusSlaveIntEnable(tSMBus *psSMBus)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBusSlaveIntEnable is a function pointer located at ROM\_SMBUSTABLE[43].

#### Parameters:

*psSMBus* specifies the SMBus configuration structure.

#### **Description:**

This function enables the I2C interrupts used by the SMBus slave. Both the peripheral-level and NVIC-level interrupts are enabled. ROM\_SMBusSlaveInit() must be called before this function because this function relies on the I2C base address being defined.

## **Returns:**

# 22.2.1.46 ROM\_SMBusSlaveIntProcess

Slave ISR processing function for the SMBus application.

# Prototype:

tSMBusStatus ROM\_SMBusSlaveIntProcess(tSMBus \*psSMBus)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBusSlaveIntProcess is a function pointer located at ROM\_SMBUSTABLE[44].

# Parameters:

psSMBus specifies the SMBus configuration structure.

# **Description:**

This function must be called in the application interrupt service routine (ISR) to process SMBus slave interrupts.

If manual acknowledge is enabled using ROM\_SMBusSlaveManualACKEnable(), this function processes the data byte, but does not send the ACK/NACK value. In this case, the user application is responsible for sending the acknowledge bit based on the return code of this function.

When receiving a Quick Command from the master, the slave has some set-up requirements. When the master sends the R/S (data) bit as '0', nothing additional needs to be done in the slave and ROM\_SMBusSlaveIntProcess() returns SMBUS\_SLAVE\_QCMD\_0. However, when the master sends the R/S (data) bit as '1', the slave must write the data register with data containing a '1' in bit 7. This means that when receiving a Quick Command, the slave must set up the TX buffer to either have 1 data byte with bit 7 set to '1' or set up the TX buffer to be zero length. In the case where 1 data byte is put in the TX buffer, ROM\_SMBusSlaveIntProcess() returns SMBUS\_OK the first time its called and SMBUS\_SLAVE\_QCMD\_0 the second. In the case where the TX buffer has no data, ROM\_SMBusSlaveIntProcess() will return SM-BUS\_SLAVE\_ERROR the first time its called, and SMBUS\_SLAVE\_QCMD\_1 the second time.

# Returns:

Returns **SMBUS\_SLAVE\_FIRST\_BYTE** if the first byte (typically the SMBus command) has been received; **SMBUS\_SLAVE\_NOT\_READY** if the slave's transmit buffer is not yet initialized when the master requests data from the slave; **SMBUS\_DATA\_SIZE\_ERROR** if during a master block write, the size sent by the master is greater than the amount of available space in the receive buffer; **SMBUS\_SLAVE\_ERROR** if a buffer overrun is detected during a slave receive operation or if data is sent and was not expected; **SMBUS\_SLAVE\_QCMD\_0** if a Quick Command was received with data '0'; **SMBUS\_SLAVE\_QCMD\_1** if a Quick Command was received with data '1'; **SMBUS\_TRANSFER\_COMPLETE** if a STOP is detected on the bus, marking the end of a transfer; **SMBUS\_PEC\_ERROR** if the received PEC byte does not match the locally calculated value; or **SMBUS\_OK** if processing finished successfully.

# 22.2.1.47 ROM\_SMBusSlaveManualACKDisable

Disables manual acknowledgement for the SMBus slave.

## Prototype:

```
void
ROM_SMBusSlaveManualACKDisable(tSMBus *psSMBus)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SMBUSTABLE is an array of pointers located at ROM_APITABLE[29].

ROM_SMBUSSlaveManualACKDisable is a function pointer located at

ROM_SMBUSTABLE[45].
```

## Parameters:

**psSMBus** specifies the SMBus configuration structure.

## **Description:**

This function disables manual acknowledge capability in the slave. When manual acknowledgement is disabled, the slave automatically ACKs every byte sent by the master.

## **Returns:**

None.

# 22.2.1.48 ROM\_SMBusSlaveManualACKEnable

Enables manual acknowledgement for the SMBus slave.

## Prototype:

```
void
ROM_SMBusSlaveManualACKEnable(tSMBus *psSMBus)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SMBUSTABLE is an array of pointers located at ROM_APITABLE[29].

ROM_SMBUSSlaveManualACKEnable is a function pointer located at

ROM_SMBUSTABLE[46].
```

# Parameters:

psSMBus specifies the SMBus configuration structure.

## **Description:**

This function enables manual acknowledge capability in the slave. If the application requires that the slave NACK on a bad command or a bad PEC calculation, manual acknowledgement allows this to happen.

In the case of responding to a bad command with a NACK, the application should use ROM\_SMBusSlaveACKSend() to ACK/NACK the command. The slave ISR should check for the SMBUS\_SLAVE\_FIRST\_BYTE return code from ROM\_SMBusSlaveIntProcess() and ACK/NACK accordingly. All other cases should be handled in the application based on the return code of ROM\_SMBusSlaveIntProcess().

# Returns:

# 22.2.1.49 ROM\_SMBusSlaveManualACKStatusGet

Returns the manual acknowledgement status of the SMBus slave.

# Prototype:

```
bool
ROM_SMBusSlaveManualACKStatusGet(tSMBus *psSMBus)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SMBUSTABLE is an array of pointers located at ROM_APITABLE[29].

ROM_SMBUSSlaveManualACKStatusGet is a function pointer located at

ROM_SMBUSTABLE[47].
```

## **Parameters:**

**psSMBus** specifies the SMBus configuration structure.

## **Description:**

This function returns the state of the I2C ACKOEN bit in the I2CSACKCTL register. This feature is disabled out of reset and must be enabled using ROM\_SMBusSlaveManualACKEnable().

## **Returns:**

Returns true if manual acknowledge is enabled, or false if manual acknowledge is disabled.

# 22.2.1.50 ROM\_SMBusSlaveProcessCallDisable

Clears the process call flag for an SMBus slave transfer.

# Prototype:

```
void
ROM_SMBusSlaveProcessCallDisable(tSMBus *psSMBus)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SMBUSTABLE is an array of pointers located at ROM_APITABLE[29].

ROM_SMBUSSlaveProcessCallDisable is a function pointer located at

ROM_SMBUSTABLE[48].
```

## Parameters:

*psSMBus* specifies the SMBus configuration structure.

## **Description:**

Clears the process call flag in the configuration structure. The user application can either call this function to clear the flag, or use ROM\_SMBusSlaveTransferInit() to clear out all transferspecific flags.

# Returns:

# 22.2.1.51 ROM\_SMBusSlaveProcessCallEnable

Sets the process call flag for an SMBus slave transfer.

## Prototype:

```
void
ROM_SMBusSlaveProcessCallEnable(tSMBus *psSMBus)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SMBUSTABLE is an array of pointers located at ROM_APITABLE[29].

ROM_SMBUSSlaveProcessCallEnable is a function pointer located at

ROM_SMBUSTABLE[49].
```

## Parameters:

psSMBus specifies the SMBus configuration structure.

#### **Description:**

Sets the process call flag in the configuration structure so that the SMBus slave can respond correctly to a Process Call request. This flag must be set prior to the data portion of the packet.

#### **Returns:**

None.

# 22.2.1.52 ROM\_SMBusSlaveRxBufferSet

Set the address and size of the slave receive buffer.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSSlaveRxBufferSet is a function pointer located at ROM\_SMBUSTABLE[50].

## Parameters:

*psSMBus* specifies the SMBus configuration structure.*pui8Data* is a pointer to the receive data buffer.*ui8Size* is the number of bytes in the buffer.

## **Description:**

This function sets the address and size of the slave receive buffer.

#### **Returns:**

# 22.2.1.53 ROM\_SMBusSlaveTransferInit

Sets up the SMBus slave for a new transfer.

## Prototype:

```
void
ROM_SMBusSlaveTransferInit(tSMBus *psSMBus)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBusSlaveTransferInit is a function pointer located at ROM\_SMBUSTABLE[51].

## Parameters:

**psSMBus** specifies the SMBus configuration structure.

## **Description:**

This function is used to re-initialize the configuration structure for a new transfer. Once a transfer is complete and the data has been processed, unused flags, states, the data buffers and buffer indexes should be reset to a known state before a new transfer.

## **Returns:**

None.

# 22.2.1.54 ROM\_SMBusSlaveTxBufferSet

Set the address and size of the slave transmit buffer.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSSlaveTxBufferSet is a function pointer located at ROM\_SMBUSTABLE[52].

## Parameters:

*psSMBus* specifies the SMBus configuration structure. *pui8Data* is a pointer to the transmit data buffer. *ui8Size* is the number of bytes in the buffer.

## **Description:**

This function sets the address and size of the slave transmit buffer.

# **Returns:**

# 22.2.1.55 ROM\_SMBusSlaveUDIDSet

Sets a slave's UDID structure.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSSlaveUDIDSet is a function pointer located at ROM\_SMBUSTABLE[53].

## Parameters:

**psSMBus** specifies the SMBus configuration structure.

**psUDID** is a pointer to the UDID configuration for the slave. This is only needed if the slave is on a bus that uses ARP.

## **Description:**

This function sets the UDID for a slave instance.

## **Returns:**

None.

# 22.2.1.56 ROM\_SMBusStatusGet

Returns the state of an SMBus transfer.

## Prototype:

tSMBusStatus ROM\_SMBusStatusGet(tSMBus \*psSMBus)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SMBUSTABLE is an array of pointers located at ROM\_APITABLE[29]. ROM\_SMBUSStatusGet is a function pointer located at ROM\_SMBUSTABLE[54].

## Parameters:

**psSMBus** specifies the SMBus configuration structure.

## **Description:**

This function returns the status of an SMBus transaction. It can be used to determine whether a transfer is ongoing or complete.

# **Returns:**

Returns SMBUS\_TRANSFER\_IN\_PROGRESS if transfer is ongoing, or SM-BUS\_TRANSFER\_COMPLETE if transfer has completed.

# 23 Software AES Data Tables

# 23.1 Introduction

The Advanced Encryption Standard (AES) is a publicly defined encryption standard used by the U.S. Government. It is a strong encryption method with reasonable performance and size. AES is fast in both hardware and software, is fairly easy to implement, and requires little memory. AES is ideal for applications that can use pre-arranged keys, such as setup during manufacturing or configuration.

Four data tables used by the XySSL AES implementation are provided in the ROM. The first is the forward S-box substitution table, the second is the reverse S-box substitution table, the third is the forward polynomial table, and the final is the reverse polynomial table. The meanings of these tables and their use can be found in the XySSL AES code.

# 23.2 Data Structures

# Data Structures

ROM\_pvAESTable

# 23.2.1 Data Structure Documentation

# 23.2.1.1 ROM\_pvAESTable

This structure describes the AES tables that are available in the ROM.

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_SOFTWARETABLE is an array of pointers located at ROM_APITABLE[21].
ROM_pvAESTable is an array located at &ROM_SOFTWARETABLE[7].
```

# Definition:

```
typedef struct
{
    uint8_t ui8ForwardSBox[256];
    uint32_t ui32ForwardTable[256];
    uint8_t ui8ReverseSBox[256];
    uint32_t ui32ReverseTable[256];
}
ROM_pvAESTable
```

## Members:

ui8ForwardSBox This table contains the forward S-Box, as defined by the AES standard.

- *ui32ForwardTable* This table contains the forward polynomial table, as used by the XySSL AES implementation.
- *ui8ReverseSBox* This table contains the reverse S-Box, as defined by the AES standard. This is simply the reverse of *ui8ForwardSBox*.
- *ui32ReverseTable* This table contains the reverse polynomial table, as used by the XySSL AES implementation.

# 24 Software CRC

troduction4	21
unctions4	21

# 24.1 Introduction

CRC (Cyclic Redundancy Check) is a technique to validate a span of data has the same contents as when previously checked. This technique can be used to validate correct receipt of messages (nothing lost or modified in transit), to validate data after decompression, to validate that Flash memory contents have not been changed, and for other cases where the data must be validated. A CRC is preferred over a simple checksum (for example, XOR all bits) because it catches changes more readily.

The CRC API provides functions to compute the CRC-8-CCITT, CRC-16, and CRC-32 of a buffer of data. Support is provided for computing a running CRC, where a partial CRC is computed on one portion of the data, and then continued at a later time on another portion of the data. A running CRC is useful when computing the CRC on a stream of data that is coming in via a serial link (for example).

The CRC-32 API implements the standard CRC-32 polynomial:

 $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$ 

The CRC-16 APIs implement the standard CRC-16 polynomial (also known as CRC-16-IBM):

 $x^{16} + x^{15} + x^2 + 1$ 

The CRC-8-CCITT API implements the standard CRC-8-CCITT polynomial:

$$x^8 + x^2 + x + 1$$

The ROM\_Crc16Array3() function performs three separate CRC-16 calculations; one across all bytes in the input data array, one across the even bytes, and one across the odd bytes. The ability of a CRC to detect errors decreases as the size of the data array increases. The triple CRC-16 function tries to slow this decrease in error detection rate as it is more difficult for a data error (or errors) to result in all three CRC-16 calculations being correct.

# 24.2 Functions

**Functions** 

- uint16\_t ROM\_Crc16 (uint16\_t ui16Crc, const uint8\_t \*pui8Data, uint32\_t ui32Count)
- uint16\_t ROM\_Crc16Array (uint32\_t ui32WordLen, uint32\_t \*pui32Data)
- void ROM\_Crc16Array3 (uint32\_t ui32WordLen, uint32\_t \*pui32Data, uint16\_t \*pui16Crc3)
- uint32\_t ROM\_Crc32 (uint32\_t ui32Crc, const uint8\_t \*pui8Data, uint32\_t ui32Count)
- uint8\_t ROM\_Crc8CCITT (uint8\_t ui8Crc, const uint8\_t \*pui8Data, uint32\_t ui32Count)

# 24.2.1 Function Documentation

# 24.2.1.1 ROM\_Crc16

Calculates the CRC-16 of an array of bytes.

## Prototype:

```
uint16_t
ROM_Crc16(uint16_t ui16Crc,
const uint8_t *pui8Data,
uint32_t ui32Count)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SOFTWARETABLE is an array of pointers located at ROM\_APITABLE[21]. ROM\_Crc16 is a function pointer located at ROM\_SOFTWARETABLE[3].

## Parameters:

*ui16Crc* is the starting CRC-16 value. *pui8Data* is a pointer to the data buffer.

ui32Count is the number of bytes in the data buffer.

## **Description:**

This function is used to calculate the CRC-16 of the input buffer. The CRC-16 is computed in a running fashion, meaning that the entire data block that is to have its CRC-16 computed does not need to be supplied all at once. If the input buffer contains the entire block of data, then **ui16Crc** should be set to 0. If, however, the entire block of data is not available, then **ui16Crc** should be set to 0 for the first portion of the data, and then the returned value should be passed back in as **ui16Crc** for the next portion of the data.

For example, to compute the CRC-16 of a block that has been split into three pieces, use the following:

```
uil6Crc = ROM_Crcl6(0, pui8Data1, ui32Len1);
uil6Crc = ROM_Crcl6(uil6Crc, pui8Data2, ui32Len2);
uil6Crc = ROM_Crcl6(uil6Crc, pui8Data3, ui32Len3);
```

Computing a CRC-16 in a running fashion is useful in cases where the data is arriving via a serial link (for example) and is therefore not all available at one time.

#### **Returns:**

The CRC-16 of the input data.

# 24.2.1.2 ROM\_Crc16Array

Calculates the CRC-16 of an array of words.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SOFTWARETABLE is an array of pointers located at ROM\_APITABLE[21]. ROM\_Crc16Array is a function pointer located at ROM\_SOFTWARETABLE[1].

## Parameters:

*ui32WordLen* is the length of the array in words (the number of bytes divided by 4). *pui32Data* is a pointer to the data buffer.

## **Description:**

This function is a wrapper around the running CRC-16 function, providing the CRC-16 for a single block of data.

## **Returns:**

The CRC-16 of the input data.

# 24.2.1.3 ROM\_Crc16Array3

Calculates three CRC-16s of an array of words.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SOFTWARETABLE is an array of pointers located at ROM\_APITABLE[21]. ROM\_Crc16Array3 is a function pointer located at ROM\_SOFTWARETABLE[2].

# Parameters:

*ui32WordLen* is the length of the array in words (the number of bytes divided by 4). *pui32Data* is a pointer to the data buffer.

puil6Crc3 is a pointer to an array in which to place the three CRC-16 values.

# **Description:**

This function is used to calculate three CRC-16s of the input buffer; the first uses every byte from the array, the second uses only the even-index bytes from the array (in other words, bytes 0, 2, 4, etc.), and the third uses only the odd-index bytes from the array (in other words, bytes 1, 3, 5, etc.).

# **Returns:**

None

# 24.2.1.4 ROM\_Crc32

Calculates the CRC-32 of an array of bytes.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SOFTWARETABLE is an array of pointers located at ROM\_APITABLE[21]. ROM\_Crc32 is a function pointer located at ROM\_SOFTWARETABLE[5].

## **Parameters:**

*ui32Crc* is the starting CRC-32 value.*pui8Data* is a pointer to the data buffer.*ui32Count* is the number of bytes in the data buffer.

## **Description:**

This function is used to calculate the CRC-32 of the input buffer. The CRC-32 is computed in a running fashion, meaning that the entire data block that is to have its CRC-32 computed does not need to be supplied all at once. If the input buffer contains the entire block of data, then **ui32Crc** should be set to 0xFFFFFFF. If, however, the entire block of data is not available, then **ui32Crc** should be set to 0xFFFFFFFF for the first portion of the data, and then the returned value should be passed back in as **ui32Crc** for the next portion of the data. Once all data has been passed to the function, the final CRC-32 can be obtained by inverting the last returned value.

For example, to compute the CRC-32 of a block that has been split into three pieces, use the following:

ui32Crc = ROM\_Crc32(0xfffffff, pui8Data1, ui32Len1); ui32Crc = ROM\_Crc32(ui32Crc, pui8Data2, ui32Len2); ui32Crc = ROM\_Crc32(ui32Crc, pui8Data3, ui32Len3); ui32Crc ^= 0xFFFFFFF;

Computing a CRC-32 in a running fashion is useful in cases where the data is arriving via a serial link (for example) and is therefore not all available at one time.

#### **Returns:**

The accumulated CRC-32 of the input data.

# 24.2.1.5 ROM\_Crc8CCITT

Calculates the CRC-8-CCITT of an array of bytes.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SOFTWARETABLE is an array of pointers located at ROM\_APITABLE[21]. ROM\_Crc8CCITT is a function pointer located at ROM\_SOFTWARETABLE[4].

# Parameters:

*ui8Crc* is the starting CRC-8-CCITT value.

*pui8Data* is a pointer to the data buffer.

ui32Count is the number of bytes in the data buffer.

# **Description:**

This function is used to calculate the CRC-8-CCITT of the input buffer. The CRC-8-CCITT is computed in a running fashion, meaning that the entire data block that is to have its CRC-8-CCITT computed does not need to be supplied all at once. If the input buffer contains the entire block of data, then **ui8Crc** should be set to 0. If, however, the entire block of data is not available, then **ui8Crc** should be set to 0 for the first portion of the data, and then the returned value should be passed back in as **ui8Crc** for the next portion of the data.

For example, to compute the CRC-8-CCITT of a block that has been split into three pieces, use the following:

```
ui8Crc = ROM_Crc8CCITT(0, pui8Data1, ui32Len1);
ui8Crc = ROM_Crc8CCITT(ui8Crc, pui8Data2, ui32Len2);
ui8Crc = ROM_Crc8CCITT(ui8Crc, pui8Data3, ui32Len3);
```

Computing a CRC-8-CCITT in a running fashion is useful in cases where the data is arriving via a serial link (for example) and is therefore not all available at one time.

# **Returns:**

The CRC-8-CCITT of the input data.

Software CRC

# 25 SPI Flash Module

troduction	427
PI Functions	427

# 25.1 Introduction

This module provides for configuring, reading and programming an external memory device that is connected to an SSI port (SPI flash).

Prior to using the SPI Flash API, the application must enable the SSI peripheral and configure the appropriate GPIO pins for use by the SSI. Once that has been done, then the SSI peripheral is configured for use with external flash by calling ROM\_SPIFlashInit(). The status of the external memory can be checked by calling ROM\_SPIFlashReadStatus() and the ID of the device can be read with ROM\_SPIFlashReadID().

ROM\_SPIFlashRead(), ROM\_SPIFlashFastRead(), ROM\_SPIFlashDualRead() and ROM\_SPIFlashQuadRead() are used for reading flash using normal, fast, Bi-SPI and Quad-SPI modes, respectively.

The external flash can be erased using ROM\_SPIFlashSectorErase(), ROM\_SPIFlashChipErase(), ROM\_SPIFlashBlockErase32() and ROM\_SPIFlashBlockErase64().

The flash can be programmed using ROM\_SPIFlashPageProgram().

The previous reading and programming functions mentioned are "blocking", meaning that when the function is called it does not return until the operation is complete. These functions utilize polling loops during which no other processing takes place. Each of these functions have a non-blocking form using the same name with "NonBlocking" appended. For example ROM\_SPIFlashReadNonBlocking() is used to perform reads in a non-blocking manner.

To perform non-blocking operation, the uDMA controller is used to perform transfers in the background, with SSI interrupt occurring after each segment of data has been transferred. The application must implement an interrupt handler for the SSI peripheral, and whenever it is triggered, must call the SPI flash handler named ROM\_SPIFlashIntHandler(). This function processes an ongoing non-blocking transfer and then returns to the caller with an indication that the transfer is still ongoing or is complete. While a non-blocking transfer is taking place, other non-SSI related code can be executed.

# 25.2 API Functions

# Functions

- void ROM\_SPIFlashBlockErase32 (uint32\_t ui32Base, uint32\_t ui32Addr)
- void ROM\_SPIFlashBlockErase64 (uint32\_t ui32Base, uint32\_t ui32Addr)
- void ROM\_SPIFlashChipErase (uint32\_t ui32Base)
- void ROM\_SPIFlashDualRead (uint32\_t ui32Base, uint32\_t ui32Addr, uint8\_t \*pui8Data, uint32\_t ui32Count)

- void ROM\_SPIFlashDualReadNonBlocking (tSPIFlashState \*psState, uint32\_t ui32Base, uint32\_t ui32Addr, uint8\_t \*pui8Data, uint32\_t ui32Count, bool bUseDMA, uint32\_t ui32TxChannel, uint32\_t ui32RxChannel)
- void ROM\_SPIFlashFastRead (uint32\_t ui32Base, uint32\_t ui32Addr, uint8\_t \*pui8Data, uint32\_t ui32Count)
- void ROM\_SPIFlashFastReadNonBlocking (tSPIFlashState \*psState, uint32\_t ui32Base, uint32\_t ui32Addr, uint8\_t \*pui8Data, uint32\_t ui32Count, bool bUseDMA, uint32\_t ui32TxChannel, uint32\_t ui32RxChannel)
- void ROM\_SPIFlashInit (uint32\_t ui32Base, uint32\_t ui32Clock, uint32\_t ui32BitRate)
- uint32\_t ROM\_SPIFlashIntHandler (tSPIFlashState \*psState)
- void ROM\_SPIFlashPageProgram (uint32\_t ui32Base, uint32\_t ui32Addr, const uint8\_t \*pui8Data, uint32\_t ui32Count)
- void ROM\_SPIFlashPageProgramNonBlocking (tSPIFlashState \*psState, uint32\_t ui32Base, uint32\_t ui32Addr, const uint8\_t \*pui8Data, uint32\_t ui32Count, bool bUseDMA, uint32\_t ui32TxChannel)
- void ROM\_SPIFlashQuadRead (uint32\_t ui32Base, uint32\_t ui32Addr, uint8\_t \*pui8Data, uint32\_t ui32Count)
- void ROM\_SPIFlashQuadReadNonBlocking (tSPIFlashState \*psState, uint32\_t ui32Base, uint32\_t ui32Addr, uint8\_t \*pui8Data, uint32\_t ui32Count, bool bUseDMA, uint32\_t ui32TxChannel, uint32\_t ui32RxChannel)
- void ROM\_SPIFlashRead (uint32\_t ui32Base, uint32\_t ui32Addr, uint8\_t \*pui8Data, uint32\_t ui32Count)
- void ROM\_SPIFlashReadID (uint32\_t ui32Base, uint8\_t \*pui8ManufacturerID, uint16\_t \*pui16DeviceID)
- void ROM\_SPIFlashReadNonBlocking (tSPIFlashState \*psState, uint32\_t ui32Base, uint32\_t ui32Addr, uint8\_t \*pui8Data, uint32\_t ui32Count, bool bUseDMA, uint32\_t ui32TxChannel, uint32\_t ui32RxChannel)
- uint8\_t ROM\_SPIFlashReadStatus (uint32\_t ui32Base)
- void ROM\_SPIFlashSectorErase (uint32\_t ui32Base, uint32\_t ui32Addr)
- void ROM\_SPIFlashWriteDisable (uint32\_t ui32Base)
- void ROM\_SPIFlashWriteEnable (uint32\_t ui32Base)
- void ROM\_SPIFlashWriteStatus (uint32\_t ui32Base, uint8\_t ui8Status)

# 25.2.1 Function Documentation

# 25.2.1.1 ROM\_SPIFlashBlockErase32

Erases a 32 KB block of the SPI flash.

# Prototype:

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_SPIFLASHTABLE is an array of pointers located at ROM_APITABLE[38].
ROM_SPIFLashBlockErase32 is a function pointer located at ROM_SPIFLASHTABLE[15].
```

# Parameters:

*ui32Base* is the SSI module base address. *ui32Addr* is the SPI flash address to erase.

#### Description:

This function erases a 32 KB block of the SPI flash. Each 32 KB block has a 32 KB alignment; the SPI flash will ignore the lower 15 bits of the address provided. The 32 KB block erase command is issued by this function; ROM\_SPIFlashReadStatus() must be used to query the SPI flash to determine when the 32 KB block erase operation has completed. This uses the 0x52 SPI flash command.

# Returns:

None.

# 25.2.1.2 ROM\_SPIFlashBlockErase64

Erases a 64 KB block of the SPI flash.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashBlockErase64 is a function pointer located at ROM\_SPIFLASHTABLE[20].

#### Parameters:

*ui32Base* is the SSI module base address. *ui32Addr* is the SPI flash address to erase.

#### **Description:**

This function erases a 64 KB block of the SPI flash. Each 64 KB block has a 64 KB alignment; the SPI flash will ignore the lower 16 bits of the address provided. The 64 KB block erase command is issued by this function; ROM\_SPIFlashReadStatus() must be used to query the SPI flash to determine when the 64 KB block erase operation has completed. This uses the 0xd8 SPI flash command.

## Returns:

None.

# 25.2.1.3 ROM\_SPIFlashChipErase

Erases the entire SPI flash.

# Prototype:

```
void
ROM_SPIFlashChipErase(uint32_t ui32Base)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashChipErase is a function pointer located at ROM\_SPIFLASHTABLE[19].

## Parameters:

ui32Base is the SSI module base address.

## **Description:**

This command erase the entire SPI flash. The chip erase command is issued by this function; ROM\_SPIFlashReadStatus() must be used to query the SPI flash to determine when the chip erase operation has completed. This uses the 0xc7 SPI flash command.

## **Returns:**

None.

# 25.2.1.4 ROM\_SPIFlashDualRead

Reads data from the SPI flash using Bi-SPI.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashDualRead is a function pointer located at ROM\_SPIFLASHTABLE[13].

# Parameters:

ui32Base is the SSI module base address.

ui32Addr is the SPI flash address to read.

*pui8Data* is a pointer to the data buffer to into which to read the data.

ui32Count is the number of bytes to read.

# **Description:**

This function reads data from the SPI flash with Bi-SPI, using PIO mode. This function will not return until the read has completed. This uses the 0x3b SPI flash command.

# **Returns:**

None.

# 25.2.1.5 ROM\_SPIFlashDualReadNonBlocking

Reads data from the SPI flash using Bi-SPI in the background.

# Prototype:

```
void
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_SPIFLASHTABLE is an array of pointers located at ROM_APITABLE[38].
ROM_SPIFLashDualReadNonBlocking is a function pointer located at
ROM_SPIFLASHTABLE[14].
```

## Parameters:

*psState* is a pointer to the SPI flash state structure.

ui32Base is the SSI module base address.

ui32Addr is the SPI flash address to read.

*pui8Data* is a pointer to the data buffer to into which to read the data.

ui32Count is the number of bytes to read.

bUseDMA is true if uDMA should be used and false otherwise.

ui32TxChannel is the uDMA channel to be used for writing to the SSI module.

ui32RxChannel is the uDMA channel to be used for reading from the SSI module.

## **Description:**

This function reads data from the SPI flash with Bi-SPI, using either interrupts or uDMA to transfer the data. This function will return immediately and read the data in the background. In order for this to complete successfully, several conditions must be satisfied:

- Prior to calling this function:
  - The SSI module must be enabled in SysCtl.
  - The SSI pins must be configured for use by the SSI module.
  - The SSI module interrupt must be enabled in NVIC.
  - The uDMA module must be enabled in SysCtl and the control table set (if using uDMA).
  - The uDMA channels must be assigned to the SSI module.
- After calling this function:
  - The interrupt handler for the SSI module must call ROM\_SPIFlashIntHandler(), passing the same *psState* structure pointer that was supplied to this function.
  - No other SPI flash operation can be called until this operation has completed.

Completion of the read operation is indicated when ROM\_SPIFlashIntHandler() returns SPI\_FLASH\_DONE.

Like ROM\_SPIFlashDualRead(), this uses the 0x3b SPI flash command.

## **Returns:**

# 25.2.1.6 ROM\_SPIFlashFastRead

Reads data from the SPI flash using the fast read command.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashFastRead is a function pointer located at ROM\_SPIFLASHTABLE[10].

## **Parameters:**

ui32Base is the SSI module base address.

ui32Addr is the SPI flash address to read.

*pui8Data* is a pointer to the data buffer to into which to read the data.

ui32Count is the number of bytes to read.

#### **Description:**

This function reads data from the SPI flash with the fast read command, using PIO mode. The fast read command allows the SPI flash to be read at a higher SPI clock rate because of the addition of a dummy cycle during the command setup. This function will not return until the read has completed. This uses the 0x0b SPI flash command.

# Returns:

None.

# 25.2.1.7 ROM\_SPIFlashFastReadNonBlocking

Reads data from the SPI flash using the fast read command in the background.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashFastReadNonBlocking is a function pointer located at ROM\_SPIFLASHTABLE[11].

# Parameters:

*psState* is a pointer to the SPI flash state structure.

ui32Base is the SSI module base address.

ui32Addr is the SPI flash address to read.

*pui8Data* is a pointer to the data buffer to into which to read the data.

ui32Count is the number of bytes to read.

bUseDMA is true if uDMA should be used and false otherwise.

*ui32TxChannel* is the uDMA channel to be used for writing to the SSI module.

ui32RxChannel is the uDMA channel to be used for reading from the SSI module.

#### **Description:**

This function reads data from the SPI flash with the fast read command, using either interrupts or uDMA to transfer the data. The fast read command allows the SPI flash to be read at a higher SPI clock rate because of the addition of a dummy cycle during the command setup. This function will return immediately and read the data in the background. In order for this to complete successfully, several conditions must be satisfied:

- Prior to calling this function:
  - The SSI module must be enabled in SysCtl.
  - The SSI pins must be configured for use by the SSI module.
  - The SSI module interrupt must be enabled in NVIC.
  - The uDMA module must be enabled in SysCtl and the control table set (if using uDMA).
  - The uDMA channels must be assigned to the SSI module.

#### After calling this function:

- The interrupt handler for the SSI module must call ROM\_SPIFlashIntHandler(), passing the same *psState* structure pointer that was supplied to this function.
- No other SPI flash operation can be called until this operation has completed.

Completion of the read operation is indicated when ROM\_SPIFlashIntHandler() returns SPI\_FLASH\_DONE.

Like ROM\_SPIFlashFastRead(), this uses the 0x0b SPI flash command.

# **Returns:**

None.

# 25.2.1.8 ROM\_SPIFlashInit

Initializes the SPI flash driver.

# Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_SPIFLASHTABLE is an array of pointers located at ROM_APITABLE[38].
ROM_SPIFLashInit is a function pointer located at ROM_SPIFLASHTABLE[1].
```

# Parameters:

ui32Base is the SSI module base address.ui32Clock is the rate of the clock supplied to the SSI module.ui32BitRate is the SPI clock rate.

#### **Description:**

This function configures the SSI module for use by the SPI flash driver. The SSI module will be placed into the correct mode of operation to allow communication with the SPI flash. This function must be called prior to calling the remaining SPI flash driver APIs. It can be called at a later point to reconfigure the SSI module, such as to increase the SPI clock rate once it has been determined that it is safe to use a higher speed clock.

It is the responsibility of the caller to enable the SSI module and configure the pins that it will utilize.

#### Returns:

None.

# 25.2.1.9 ROM\_SPIFlashIntHandler

Handles SSI module interrupts for the SPI flash driver.

#### Prototype:

```
uint32_t
ROM_SPIFlashIntHandler(tSPIFlashState *psState)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashIntHandler is a function pointer located at ROM\_SPIFLASHTABLE[0].

#### Parameters:

*psState* is a pointer to the SPI flash driver instance data.

#### **Description:**

This function handles SSI module interrupts that are generated as a result of SPI flash driver operations. This must be called by the application in response to the SSI module interrupt when using the SPIFlashxxxNonBlocking APIs.

#### **Returns:**

Returns **SPI\_FLASH\_IDLE** if there is no transfer in progress, **SPI\_FLASH\_WORKING** is the requested transfer is still in progress, or **SPI\_FLASH\_DONE** if the requested transfer has completed.

# 25.2.1.10 ROM\_SPIFlashPageProgram

Programs the SPI flash.

# Prototype:

```
void
ROM_SPIFlashPageProgram(uint32_t ui32Base,
```

uint32\_t ui32Addr, const uint8\_t \*pui8Data, uint32\_t ui32Count)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFlashPageProgram is a function pointer located at ROM\_SPIFLASHTABLE[3].

#### Parameters:

ui32Base is the SSI module base address.
ui32Addr is the SPI flash address to be programmed.
pui8Data is a pointer to the data to be programmed.
ui32Count is the number of bytes to be programmed.

#### **Description:**

This function programs data into the SPI flash, using PIO mode. This function will not return until the entire program command has been written into the SSI transmit FIFO. This uses the 0x02 SPI flash command.

# Returns:

None.

# 25.2.1.11 ROM\_SPIFlashPageProgramNonBlocking

Programs the SPI flash in the background.

# Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_SPIFLASHTABLE is an array of pointers located at ROM_APITABLE[38].
ROM_SPIFLashPageProgramNonBlocking is a function pointer located at
ROM_SPIFLASHTABLE[4].
```

# Parameters:

*psState* is a pointer to the SPI flash state structure. *ui32Base* is the SSI module base address. *ui32Addr* is the SPI flash address to be programmed. *pui8Data* is a pointer to the data to be programmed. *ui32Count* is the number of bytes to be programmed. *bUseDMA* is true if uDMA should be used and false otherwise. *ui32TxChannel* is the uDMA channel to be used for writing to the SSI module.

#### **Description:**

This function programs data into the SPI flash, using either interrupts or uDMA to transfer the data. This function will return immediately and send the data in the background. In order for this to complete successfully, several conditions must be satisfied:

- Prior to calling this function:
  - The SSI module must be enabled in SysCtl.
  - The SSI pins must be configured for use by the SSI module.
  - The SSI module interrupt must be enabled in NVIC.
  - The uDMA module must be enabled in SysCtl and the control table set (if using uDMA).
  - The uDMA channels must be assigned to the SSI module.
- After calling this function:
  - The interrupt handler for the SSI module must call ROM\_SPIFlashIntHandler(), passing the same psState structure pointer that was supplied to this function.
  - No other SPI flash operation can be called until this operation has completed.

Completion of the programming operation is indicated when ROM\_SPIFlashIntHandler() returns SPI\_FLASH\_DONE.

Like ROM\_SPIFlashPageProgram(), this uses the 0x02 SPI flash command.

#### **Returns:**

None.

# 25.2.1.12 ROM\_SPIFlashQuadRead

Reads data from the SPI flash using Quad-SPI.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashQuadRead is a function pointer located at ROM\_SPIFLASHTABLE[16].

#### Parameters:

ui32Base is the SSI module base address.ui32Addr is the SPI flash address to read.pui8Data is a pointer to the data buffer to into which to read the data.

ui32Count is the number of bytes to read.

# **Description:**

This function reads data from the SPI flash with Quad-SPI, using PIO mode. This function will not return until the read has completed. This uses the 0x6b SPI flash command.

#### **Returns:**

None.

# 25.2.1.13 ROM\_SPIFlashQuadReadNonBlocking

Reads data from the SPI flash using Quad-SPI in the background.

# Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SPIFLASHTABLE is an array of pointers located at ROM_APITABLE[38].

ROM_SPIFLashQuadReadNonBlocking is a function pointer located at

ROM_SPIFLASHTABLE[17].
```

#### Parameters:

*psState* is a pointer to the SPI flash state structure.

ui32Base is the SSI module base address.

ui32Addr is the SPI flash address to read.

*pui8Data* is a pointer to the data buffer to into which to read the data.

ui32Count is the number of bytes to read.

**bUseDMA** is true if uDMA should be used and false otherwise.

ui32TxChannel is the uDMA channel to be used for writing to the SSI module.

ui32RxChannel is the uDMA channel to be used for reading from the SSI module.

# **Description:**

This function reads data from the SPI flash with Quad-SPI, using either interrupts or uDMA to transfer the data. This function will return immediately and read the data in the background. In order for this to complete successfully, several conditions must be satisfied:

- Prior to calling this function:
  - · The SSI module must be enabled in SysCtl.
  - The SSI pins must be configured for use by the SSI module.
  - The SSI module interrupt must be enabled in NVIC.
  - The uDMA module must be enabled in SysCtl and the control table set (if using uDMA).
  - The uDMA channels must be assigned to the SSI module.
- After calling this function:
  - The interrupt handler for the SSI module must call ROM\_SPIFlashIntHandler(), passing the same *psState* structure pointer that was supplied to this function.
  - No other SPI flash operation can be called until this operation has completed.

Completion of the read operation is indicated when ROM\_SPIFlashIntHandler() returns **SPI\_FLASH\_DONE**.

Like ROM\_SPIFlashQuadRead(), this uses the 0x6b SPI flash command.

Returns: None.

# 25.2.1.14 ROM\_SPIFlashRead

Reads data from the SPI flash.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashRead is a function pointer located at ROM\_SPIFLASHTABLE[5].

#### Parameters:

ui32Base is the SSI module base address.ui32Addr is the SPI flash address to read.pui8Data is a pointer to the data buffer to into which to read the data.ui32Count is the number of bytes to read.

#### **Description:**

This function reads data from the SPI flash, using PIO mode. This function will not return until the read has completed. This uses the 0x03 SPI flash command.

#### **Returns:**

None.

# 25.2.1.15 ROM\_SPIFlashReadID

Reads the manufacturer and device IDs from the SPI flash.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashReadID is a function pointer located at ROM\_SPIFLASHTABLE[18].

#### **Parameters:**

ui32Base is the SSI module base address.
pui8ManufacturerID is a pointer to the location into which to store the manufacturer ID.

pui16DeviceID is a pointer to the location into which to store the device ID.

#### **Description:**

This function reads the manufacturer and device IDs from the SPI flash. These values can be used to identify the SPI flash that is attached, as well as determining if a SPI flash is attached (if the **SSIRx** pin is pulled up or down, either using the pad's weak pull up/down or using an external resistor, which will cause the returned IDs to be either all zeros or all ones if the SPI flash is not attached). This uses the 0x9f SPI flash command.

# Returns:

None.

# 25.2.1.16 ROM\_SPIFlashReadNonBlocking

Reads data from the SPI flash in the background.

# Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SPIFLASHTABLE is an array of pointers located at ROM_APITABLE[38].

ROM_SPIFLashReadNonBlocking is a function pointer located at

ROM_SPIFLASHTABLE[6].
```

# Parameters:

*psState* is a pointer to the SPI flash state structure.

ui32Base is the SSI module base address.

ui32Addr is the SPI flash address to read.

*pui8Data* is a pointer to the data buffer to into which to read the data.

ui32Count is the number of bytes to read.

**bUseDMA** is true if uDMA should be used and false otherwise.

ui32TxChannel is the uDMA channel to be used for writing to the SSI module.

ui32RxChannel is the uDMA channel to be used for reading from the SSI module.

# **Description:**

This function reads data from the SPI flash, using either interrupts or uDMA to transfer the data. This function will return immediately and read the data in the background. In order for this to complete successfully, several conditions must be satisfied:

- Prior to calling this function:
  - The SSI module must be enabled in SysCtl.
  - The SSI pins must be configured for use by the SSI module.

- The SSI module interrupt must be enabled in NVIC.
- The uDMA module must be enabled in SysCtl and the control table set (if using uDMA).
- The uDMA channels must be assigned to the SSI module.
- After calling this function:
  - The interrupt handler for the SSI module must call ROM\_SPIFlashIntHandler(), passing the same *psState* structure pointer that was supplied to this function.
  - No other SPI flash operation can be called until this operation has completed.

Completion of the read operation is indicated when ROM\_SPIFlashIntHandler() returns SPI\_FLASH\_DONE.

Like ROM\_SPIFlashRead(), this uses the 0x03 SPI flash command.

#### Returns:

None.

# 25.2.1.17 ROM\_SPIFlashReadStatus

Reads the SPI flash status register.

#### Prototype:

```
uint8_t
ROM_SPIFlashReadStatus(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashReadStatus is a function pointer located at ROM\_SPIFLASHTABLE[8].

#### Parameters:

ui32Base is the SSI module base address.

#### **Description:**

This function reads the SPI flash status register. This uses the 0x05 SPI flash command.

#### **Returns:**

Returns the value of the SPI flash status register.

# 25.2.1.18 ROM\_SPIFlashSectorErase

Erases a 4 KB sector of the SPI flash.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashSectorErase is a function pointer located at ROM\_SPIFLASHTABLE[12].

# **Parameters:**

*ui32Base* is the SSI module base address. *ui32Addr* is the SPI flash address to erase.

#### Description:

This function erases a sector of the SPI flash. Each sector is 4 KB with a 4 KB alignment; the SPI flash will ignore the lower ten bits of the address provided. The sector erase command is issued by this function; ROM\_SPIFlashReadStatus() must be used to query the SPI flash to determine when the sector erase operation has completed. This uses the 0x20 SPI flash command.

#### **Returns:**

None.

# 25.2.1.19 ROM\_SPIFlashWriteDisable

Disables SPI flash write operations.

#### Prototype:

```
void
ROM_SPIFlashWriteDisable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashWriteDisable is a function pointer located at ROM\_SPIFLASHTABLE[7].

#### Parameters:

ui32Base is the SSI module base address.

#### **Description:**

This function sets the SPI flash to disallow program and erase operations. This uses the 0x04 SPI flash command.

#### **Returns:**

None.

# 25.2.1.20 ROM\_SPIFlashWriteEnable

Enables SPI flash write operations.

#### Prototype:

```
void
ROM_SPIFlashWriteEnable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashWriteEnable is a function pointer located at ROM\_SPIFLASHTABLE[9].

#### **Parameters:**

ui32Base is the SSI module base address.

# **Description:**

This function sets the SPI flash to allow program and erase operations. This must be done prior to each SPI flash program or erase operation; the SPI flash will automatically disable program and erase operations once a program or erase operation has completed. This uses the 0x06 SPI flash command.

# **Returns:**

None.

# 25.2.1.21 ROM\_SPIFlashWriteStatus

Writes the SPI flash status register.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SPIFLASHTABLE is an array of pointers located at ROM\_APITABLE[38]. ROM\_SPIFLashWriteStatus is a function pointer located at ROM\_SPIFLASHTABLE[2].

# Parameters:

*ui32Base* is the SSI module base address. *ui8Status* is the value to write to the status register.

# **Description:**

This function writes the SPI flash status register. This uses the 0x01 SPI flash command.

# **Returns:**

None.

# 26 Synchronous Serial Interface (SSI)

 Introduction
 443

 Functions
 445

# 26.1 Introduction

The Synchronous Serial Interface (SSI) module provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use either the Motorola® SPI<sup>TM</sup>or the Texas Instruments® synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set to be between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel data conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or a slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate supported by the connected peripheral.

For devices that include a DMA controller, the SSI module also provides a DMA interface to facilitate data transfer via DMA.

#### **Bi-SPI and Quad-SPI support**

Bi-SPI and Quad-SPI allows two or four (respectively) data bits to be unidirectionally transferred on each SSI clock pulse. In order to use these modes of operation, the SSI module must be configured correctly and the appropriate advanced mode of operation selected.

The SSI module must be configured for 8 data bits and **SSI\_FRF\_MOTO\_MODE\_0** data frame format. For example:

Bi-SPI or Quad-SPI transfers start with a normal bi-directional SPI transfer to send a command to the slave, which also indicates that the Bi-SPI or Quad-SPI mode will be used for the remainder of the transfer (how this is negotiated is specific to the SPI device that is being used). For example, the following sequence uses two bytes to set up the command followed by four bytes of data that are written via Bi-SPI:

```
ROM_SSIAdvModeSet(SSI0_BASE, SSI_ADV_MODE_WRITE);
ROM_SSIDataPut(SSI0_BASE, <command byte 1>);
ROM_SSIDataPut(SSI0_BASE, <command byte 2>);
ROM_SSIAdvModeSet(SSI0_BASE, SSI_ADV_MODE_BI_WRITE)
ROM_SSIDataPut(SSI0_BASE, <data byte 1>);
ROM_SSIDataPut(SSI0_BASE, <data byte 2>);
ROM_SSIDataPut(SSI0_BASE, <data byte 3>);
ROM_SSIDataPut(SSI0_BASE, <data byte 4>);
```

The following is an example using a two-byte command followed by four bytes of data that are read via Bi-SPI:

```
ROM_SSIAdvModeSet(SSI0_BASE, SSI_ADV_MODE_WRITE);
ROM_SSIDataPut(SSI0_BASE, <command byte 1>);
ROM_SSIDataPut(SSI0_BASE, <command byte 2>);
ROM_SSIDataPut(SSI0_BASE, <command byte 2>);
ROM_SSIDataPut(SSI0_BASE, 0);
ROM_SSIDataPut(SSI0_BASE, 0);
ROM_SSIDataPut(SSI0_BASE, 0);
ROM_SSIDataPut(SSI0_BASE, 0);
ROM_SSIDataGet(SSI0_BASE, <data byte 1>);
ROM_SSIDataGet(SSI0_BASE, <data byte 2>);
ROM_SSIDataGet(SSI0_BASE, <data byte 3>);
ROM_SSIDataGet(SSI0_BASE, <data byte 4>);
```

The ROM\_SSIDataPut() calls are necessary in the read case because they cause the transfer of data on the SPI bus; in this case the actual data in the transmit FIFO is thrown away because each Bi-SPI transaction is unidirectional and a read is being performed.

A similar sequence is used for Quad-SPI reads and writes. Note that the above sequences work since the size of the associated data fits within the SSI module's FIFOs; longer sequences require proper management of the FIFOs.

There are also special provisions for controlling the SSIFss signal. Normally, **SSI\_FRF\_MOTO\_MODE\_0** causes this signal to be deasserted for one clock between each data byte. By calling ROM\_SSIAdvFrameHoldEnable(), this signal is asserted when the first data byte is written to the SSI transmit FIFO and remains asserted until a byte is encountered in the FIFO that has been specifically marked as the last byte in a frame via a call to ROM\_SSIAdvDataPutFrameEnd(). After the last byte in a frame is transferred, the SSIFss signal is deasserted for at least one clock cycle; it asserts again prior to the next byte being transferred, which might be immediately if there is more data in the FIFO or it might be at some point in the future when new data is written into the FIFO. The following code modifies the previous example for a two-byte command followed by writing four bytes by placing two of the sequences into the FIFO:

ROM\_SSIAdvFrameHoldEnable(SSI0\_BASE);

```
ROM_SSIAdvModeSet(SSI0_BASE, SSI_ADV_MODE_WRITE);
ROM_SSIDataPut(SSI0_BASE, <command byte 1>);
ROM_SSIDataPut(SSI0_BASE, <command byte 2>);
ROM_SSIAdvModeSet(SSI0_BASE, SSI_ADV_MODE_BI_WRITE)
ROM_SSIDataPut(SSI0_BASE, <data byte 1>);
ROM_SSIDataPut(SSI0_BASE, <data byte 2>);
ROM_SSIDataPut(SSI0_BASE, <data byte 3>);
ROM_SSIAdvDataPutFrameEnd(SSI0_BASE, <data byte 4>);
ROM_SSIAdvModeSet(SSI0_BASE, SSI_ADV_MODE_WRITE);
ROM_SSIDataPut(SSI0_BASE, <command byte 1>);
ROM_SSIDataPut(SSI0_BASE, <command byte 2>);
ROM_SSIAdvModeSet(SSI0_BASE, SSI_ADV_MODE_BI_WRITE)
ROM_SSIDataPut(SSI0_BASE, <data byte 1>);
ROM_SSIDataPut(SSI0_BASE, <data byte 2>);
ROM_SSIDataPut(SSI0_BASE, <data byte 3>);
ROM_SSIAdvDataPutFrameEnd(SSI0_BASE, <data byte 4>);
```

# 26.2 Functions

# **Functions**

- void ROM\_SSIAdvDataPutFrameEnd (uint32\_t ui32Base, uint32\_t ui32Data)
- int32\_t ROM\_SSIAdvDataPutFrameEndNonBlocking (uint32\_t ui32Base, uint32\_t ui32Data)
- void ROM\_SSIAdvFrameHoldDisable (uint32\_t ui32Base)
- void ROM\_SSIAdvFrameHoldEnable (uint32\_t ui32Base)
- void ROM\_SSIAdvModeSet (uint32\_t ui32Base, uint32\_t ui32Mode)
- bool ROM\_SSIBusy (uint32\_t ui32Base)
- uint32\_t ROM\_SSIClockSourceGet (uint32\_t ui32Base)
- void ROM\_SSIClockSourceSet (uint32\_t ui32Base, uint32\_t ui32Source)
- void ROM\_SSIConfigSetExpClk (uint32\_t ui32Base, uint32\_t ui32SSIClk, uint32\_t ui32Protocol, uint32\_t ui32Mode, uint32\_t ui32BitRate, uint32\_t ui32DataWidth)
- void ROM\_SSIDataGet (uint32\_t ui32Base, uint32\_t \*pui32Data)
- int32\_t ROM\_SSIDataGetNonBlocking (uint32\_t ui32Base, uint32\_t \*pui32Data)
- void ROM\_SSIDataPut (uint32\_t ui32Base, uint32\_t ui32Data)
- int32\_t ROM\_SSIDataPutNonBlocking (uint32\_t ui32Base, uint32\_t ui32Data)
- void ROM\_SSIDisable (uint32\_t ui32Base)
- void ROM\_SSIDMADisable (uint32\_t ui32Base, uint32\_t ui32DMAFlags)
- void ROM\_SSIDMAEnable (uint32\_t ui32Base, uint32\_t ui32DMAFlags)
- void ROM\_SSIEnable (uint32\_t ui32Base)
- void ROM\_SSIIntClear (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_SSIIntDisable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_SSIIntEnable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- uint32\_t ROM\_SSIIntStatus (uint32\_t ui32Base, bool bMasked)
- void ROM\_UpdateSSI (void)

# 26.2.1 Function Documentation

# 26.2.1.1 ROM\_SSIAdvDataPutFrameEnd

Puts a data element into the SSI transmit FIFO as the end of a frame.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIAdvDataPutFrameEnd is a function pointer located at ROM\_SSITABLE[18].

# **Parameters:**

*ui32Base* specifies the SSI module base address. *ui32Data* is the data to be transmitted over the SSI interface.

# **Description:**

This function places the supplied data into the transmit FIFO of the specified SSI module, marking it as the end of a frame. If there is no space available in the transmit FIFO, this function waits until there is space available before returning. After this byte is transmitted by the SSI module, the FSS signal de-asserts for at least one SSI clock.

# Note:

The upper 24 bits of *ui32Data* are discarded by the hardware.

# **Returns:**

None.

# 26.2.1.2 ROM\_SSIAdvDataPutFrameEndNonBlocking

Puts a data element into the SSI transmit FIFO as the end of a frame.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIAdvDataPutFrameEndNonBlocking is a function pointer located at ROM\_SSITABLE[19].

# Parameters:

*ui32Base* specifies the SSI module base address. *ui32Data* is the data to be transmitted over the SSI interface.

# **Description:**

This function places the supplied data into the transmit FIFO of the specified SSI module, marking it as the end of a frame. After this byte is transmitted by the SSI module, the FSS signal de-asserts for at least one SSI clock. If there is no space in the FIFO, then this function returns a zero.

# Note:

The upper 24 bits of *ui32Data* are discarded by the hardware.

# **Returns:**

Returns the number of elements written to the SSI transmit FIFO.

# 26.2.1.3 ROM\_SSIAdvFrameHoldDisable

Configures the SSI advanced mode to de-assert SSIFss after every byte transfer.

# Prototype:

```
void
ROM_SSIAdvFrameHoldDisable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIAdvFrameHoldDisable is a function pointer located at ROM\_SSITABLE[21].

#### Parameters:

ui32Base is the base address of the SSI port.

#### **Description:**

This function configures the SSI module to de-assert the SSIFss signal for one SSI clock cycle after every byte is transferred using one of the advanced modes (instead of leaving it asserted for the entire transfer). This mode is the default operation.

#### **Returns:**

None.

# 26.2.1.4 ROM\_SSIAdvFrameHoldEnable

Configures the SSI advanced mode to hold SSIFss during the full transfer.

# Prototype:

```
void
ROM_SSIAdvFrameHoldEnable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIAdvFrameHoldEnable is a function pointer located at ROM\_SSITABLE[20].

#### **Parameters:**

ui32Base is the base address of the SSI port.

#### **Description:**

This function configures the SSI module to de-assert the SSIFss signal during the entire data transfer when using one of the advanced modes (instead of briefly de-asserting it after every byte). When using this mode, SSIFss can be directly controlled via ROM SSIAdvDataPutFrameEnd() and ROM SSIAdvDataPutFrameEndNonBlocking().

#### **Returns:**

None.

# 26.2.1.5 ROM\_SSIAdvModeSet

Selects the advanced mode of operation for the SSI module.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIAdvModeSet is a function pointer located at ROM\_SSITABLE[17].

# Parameters:

*ui32Base* is the base address of the SSI port. *ui32Mode* is the mode of operation to use.

# Description:

This function selects the mode of operation for the SSI module, which is needed when using the advanced operation modes (Bi- or Quad-SPI). One of the following modes can be selected:

- SSI\_ADV\_MODE\_LEGACY Disables the advanced modes of operation, resulting in legacy, or backwards-compatible, operation. When this mode is selected, it is not valid to switch to Bi- or Quad-SPI operation. This mode is the default.
- SSI\_ADV\_MODE\_WRITE The advanced mode of operation where data is only written to the slave; any data clocked in via the SSIRx pin is thrown away (instead of being placed into the SSI Rx FIFO).
- SSI\_ADV\_MODE\_READ\_WRITE The advanced mode of operation where data is written to and read from the slave; this mode is the same as SSI\_ADV\_MODE\_LEGACY but allows transitions to Bi- or Quad-SPI operation.
- SSI\_ADV\_MODE\_BI\_READ The advanced mode of operation where data is read from the slave in Bi-SPI mode, with two bits of data read on every SSI clock.
- SSI\_ADV\_MODE\_BI\_WRITE The advanced mode of operation where data is written to the slave in Bi-SPI mode, with two bits of data written on every SSI clock.
- SSI\_ADV\_MODE\_QUAD\_READ The advanced mode of operation where data is read from the slave in Quad-SPI mode, with four bits of data read on every SSI clock.
- SSI\_ADV\_MODE\_QUAD\_WRITE The advanced mode of operation where data is written to the slave in Quad-SPI mode, with four bits of data written on every SSI clock.

The following mode transitions are valid (other transitions produce undefined results):

++-							+		
FROM	TO								
1	Legacy Write Read Write Bi Read Bi Write Quad Read Quad Write								
++-	+	+	+	+	+	-+	++		
Legacy	yes	yes	yes			1	I I		
Write	yes	yes	yes	yes	yes	yes	yes		
Read/Write	yes	yes	yes	yes	yes	yes	yes		
Bi Read		yes	yes	yes	yes	1			
Bi write		yes	yes	yes	yes	1			
Quad read		yes	yes			yes	yes		
Quad write		yes	yes			yes	yes		
++-	+	+	+	+	+	_+	++		

When using an advanced mode of operation, the SSI module must have been configured for eight data bits and the **SSI\_FRF\_MOTO\_MODE\_0** protocol. The advanced mode operation that is selected applies only to data newly written into the FIFO; the data that is already present in the FIFO is handled using the advanced mode of operation in effect when that data was written.

Switching into and out of legacy mode should only occur when the FIFO is empty.

#### **Returns:**

None.

# 26.2.1.6 ROM\_SSIBusy

Determines whether the SSI transmitter is busy or not.

#### Prototype:

bool
ROM\_SSIBusy(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIBusy is a function pointer located at ROM\_SSITABLE[14].

#### Parameters:

ui32Base is the base address of the SSI port.

#### **Description:**

This function allows the caller to determine whether all transmitted bytes have cleared the transmitter hardware. If **false** is returned, then the transmit FIFO is empty and all bits of the last transmitted word have left the hardware shift register.

#### **Returns:**

Returns true if the SSI is transmitting or false if all transmissions are complete.

# 26.2.1.7 ROM\_SSIClockSourceGet

Gets the data clock source for the specified SSI peripheral.

#### Prototype:

uint32\_t
ROM\_SSIClockSourceGet(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIClockSourceGet is a function pointer located at ROM\_SSITABLE[15].

# Parameters:

ui32Base is the base address of the SSI port.

#### **Description:**

This function returns the data clock source for the specified SSI.

#### Returns:

Returns the current clock source, which will be either **SSI\_CLOCK\_SYSTEM** or **SSI\_CLOCK\_PIOSC**.

# 26.2.1.8 ROM\_SSIClockSourceSet

Sets the data clock source for the specified SSI peripheral.

# **Prototype:**

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIClockSourceSet is a function pointer located at ROM\_SSITABLE[16].

# Parameters:

*ui32Base* is the base address of the SSI port. *ui32Source* is the baud clock source for the SSI.

# **Description:**

This function allows the baud clock source for the SSI to be selected. The possible clock source are the system clock (SSI\_CLOCK\_SYSTEM) or the precision internal oscillator (SSI\_CLOCK\_PIOSC).

Changing the baud clock source changes the data rate generated by the SSI. Therefore, the data rate should be reconfigured after any change to the SSI clock source.

# **Returns:**

None.

# 26.2.1.9 ROM\_SSIConfigSetExpClk

Configures the synchronous serial interface.

# Prototype:

void

```
ROM_SSIConfigSetExpClk(uint32_t ui32Base,
uint32_t ui32SSIClk,
uint32_t ui32Protocol,
uint32_t ui32Mode,
uint32_t ui32BitRate,
uint32_t ui32DataWidth)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIConfigSetExpClk is a function pointer located at ROM\_SSITABLE[1].

# Parameters:

ui32Base specifies the SSI module base address.
ui32SSICIk is the rate of the clock supplied to the SSI module.
ui32Protocol specifies the data transfer protocol.
ui32Mode specifies the mode of operation.
ui32BitRate specifies the clock rate.
ui32DataWidth specifies number of bits transferred per frame.

# **Description:**

This function configures the synchronous serial interface. It sets the SSI protocol, mode of operation, bit rate, and data width.

The *ui32Protocol* parameter defines the data frame format. The *ui32Protocol* parameter can be one of the following values: SSI\_FRF\_MOTO\_MODE\_0, SSI\_FRF\_MOTO\_MODE\_1, SSI\_FRF\_MOTO\_MODE\_2, SSI\_FRF\_MOTO\_MODE\_3, SSI\_FRF\_TI, or SSI\_FRF\_NMW. The Motorola frame formats encode the following polarity and phase configurations:

Polarity	Phase	e Mode
0	0	SSI_FRF_MOTO_MODE_0
0	1	SSI_FRF_MOTO_MODE_1
1	0	SSI_FRF_MOTO_MODE_2
1	1	SSI_FRF_MOTO_MODE_3

The *ui32Mode* parameter defines the operating mode of the SSI module. The SSI module can operate as a master or slave; if it is a slave, the SSI can be configured to disable output on its serial output line. The *ui32Mode* parameter can be one of the following values: **SSI\_MODE\_MASTER**, **SSI\_MODE\_SLAVE**, or **SSI\_MODE\_SLAVE\_OD**.

The *ui32BitRate* parameter defines the bit rate for the SSI. This bit rate must satisfy the following clock ratio criteria:

- FSSI >= 2 \* bit rate (master mode); this speed cannot exceed 25 MHz.
- FSSI >= 6 \* bit rate (slave modes)

where FSSI is the frequency of the clock supplied to the SSI module.

The *ui32DataWidth* parameter defines the width of the data transfers and can be a value between 4 and 16, inclusive.

The peripheral clock is the same as the processor clock. This value is returned by ROM\_SysCtlClockFreqSet(), or it can be explicitly hard-coded if it is constant and known.

#### **Returns:**

None.

# 26.2.1.10 ROM\_SSIDataGet

Gets a data element from the SSI receive FIFO.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDataGet is a function pointer located at ROM\_SSITABLE[9].

#### Parameters:

ui32Base specifies the SSI module base address.

pui32Data is a pointer to a storage location for data that was received over the SSI interface.

#### **Description:**

This function gets received data from the receive FIFO of the specified SSI module and places that data into the location specified by the *pui32Data* parameter. If there is no data available, this function waits until data is received before returning.

#### Note:

Only the lower N bits of the value written to *pui32Data* contain valid data, where N is the data width as configured by ROM\_SSIConfigSetExpClk(). For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to *pui32Data* contain valid data.

#### Returns:

None.

# 26.2.1.11 ROM\_SSIDataGetNonBlocking

Gets a data element from the SSI receive FIFO.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDataGetNonBlocking is a function pointer located at ROM\_SSITABLE[10].

#### Parameters:

ui32Base specifies the SSI module base address.

pui32Data is a pointer to a storage location for data that was received over the SSI interface.

#### **Description:**

This function gets received data from the receive FIFO of the specified SSI module and places that data into the location specified by the *ui32Data* parameter. If there is no data in the FIFO, then this function returns a zero.

#### Note:

Only the lower N bits of the value written to *pui32Data* contain valid data, where N is the data width as configured by ROM\_SSIConfigSetExpClk(). For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to *pui32Data* contain valid data.

# **Returns:**

Returns the number of elements read from the SSI receive FIFO.

# 26.2.1.12 ROM\_SSIDataPut

Puts a data element into the SSI transmit FIFO.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDataPut is a function pointer located at ROM\_SSITABLE[0].

#### Parameters:

ui32Base specifies the SSI module base address.

ui32Data is the data to be transmitted over the SSI interface.

#### **Description:**

This function places the supplied data into the transmit FIFO of the specified SSI module. If there is no space available in the transmit FIFO, this function waits until there is space available before returning.

#### Note:

The upper 32 - N bits of *ui32Data* are discarded by the hardware, where N is the data width as configured by ROM\_SSIConfigSetExpClk(). For example, if the interface is configured for 8-bit data width, the upper 24 bits of *ui32Data* are discarded.

#### **Returns:**

None.

# 26.2.1.13 ROM\_SSIDataPutNonBlocking

Puts a data element into the SSI transmit FIFO.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDataPutNonBlocking is a function pointer located at ROM\_SSITABLE[8].

#### Parameters:

*ui32Base* specifies the SSI module base address. *ui32Data* is the data to be transmitted over the SSI interface.

# **Description:**

This function places the supplied data into the transmit FIFO of the specified SSI module. If there is no space in the FIFO, then this function returns a zero.

#### Note:

The upper 32 - N bits of *ui32Data* are discarded by the hardware, where N is the data width as configured by ROM\_SSIConfigSetExpClk(). For example, if the interface is configured for 8-bit data width, the upper 24 bits of *ui32Data* are discarded.

#### **Returns:**

Returns the number of elements written to the SSI transmit FIFO.

# 26.2.1.14 ROM\_SSIDisable

Disables the synchronous serial interface.

# Prototype:

void
ROM\_SSIDisable(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDisable is a function pointer located at ROM\_SSITABLE[3].

#### Parameters:

ui32Base specifies the SSI module base address.

# **Description:**

This function disables operation of the synchronous serial interface.

#### Returns:

None.

# 26.2.1.15 ROM\_SSIDMADisable

Disables SSI DMA operation.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDMADisable is a function pointer located at ROM\_SSITABLE[13].

# **Parameters:**

ui32Base is the base address of the SSI port.

ui32DMAFlags is a bit mask of the DMA features to disable.

# **Description:**

This function is used to disable SSI DMA features that were enabled by ROM\_SSIDMAEnable(). The specified SSI DMA features are disabled. The *ui32DMAFlags* parameter is the logical OR of any of the following values:

- SSI\_DMA\_RX disable DMA for receive
- SSI\_DMA\_TX disable DMA for transmit

# **Returns:**

None.

# 26.2.1.16 ROM\_SSIDMAEnable

Enables SSI DMA operation.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDMAEnable is a function pointer located at ROM\_SSITABLE[12].

#### Parameters:

*ui32Base* is the base address of the SSI port. *ui32DMAFlags* is a bit mask of the DMA features to enable.

#### **Description:**

This function enables the specified SSI DMA features. The SSI can be configured to use DMA for transmit and/or receive data transfers. The *ui32DMAFlags* parameter is the logical OR of any of the following values:

- SSI\_DMA\_RX enable DMA for receive
- SSI\_DMA\_TX enable DMA for transmit

# Note:

The uDMA controller must also be set up before DMA can be used with the SSI.

#### **Returns:**

None.

# 26.2.1.17 ROM\_SSIEnable

Enables the synchronous serial interface.

# Prototype:

void
ROM\_SSIEnable(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIEnable is a function pointer located at ROM\_SSITABLE[2].

#### Parameters:

ui32Base specifies the SSI module base address.

#### **Description:**

This function enables operation of the synchronous serial interface. The synchronous serial interface must be configured before it is enabled.

#### Returns:

None.

# 26.2.1.18 ROM\_SSIIntClear

Clears SSI interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIIntClear is a function pointer located at ROM\_SSITABLE[7].

# Parameters:

*ui32Base* specifies the SSI module base address. *ui32IntFlags* is a bit mask of the interrupt sources to be cleared.

# **Description:**

This function clears the specified SSI interrupt sources so that they no longer assert. This function must be called in the interrupt handler to keep the interrupts from being recognized again immediately upon exit. The *ui32IntFlags* parameter can be any of the **SSI\_RXTO**, **SSI\_RXOR**, **SSI\_TXEOT**, **SSI\_DMATX**, or **SSI\_DMARX** values.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

# 26.2.1.19 ROM\_SSIIntDisable

Disables individual SSI interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIIntDisable is a function pointer located at ROM\_SSITABLE[5].

#### **Parameters:**

*ui32Base* specifies the SSI module base address. *ui32IntFlags* is a bit mask of the interrupt sources to be disabled.

#### **Description:**

This function disables the indicated SSI interrupt sources. The *ui32IntFlags* parameter can be any of the SSI\_TXFF, SSI\_RXFF, SSI\_RXTO, SSI\_RXOR, SSI\_TXEOT, SSI\_DMATX, or SSI DMARX values.

# Returns:

None.

# 26.2.1.20 ROM\_SSIIntEnable

Enables individual SSI interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIIntEnable is a function pointer located at ROM\_SSITABLE[4].

# **Parameters:**

*ui32Base* specifies the SSI module base address. *ui32IntFlags* is a bit mask of the interrupt sources to be enabled.

#### **Description:**

This function enables the indicated SSI interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor. The *ui32IntFlags* parameter can be any of the SSI\_TXFF, SSI\_RXFF, SSI\_RXTO, SSI\_RXOR, SSI\_TXEOT, SSI\_DMATX, or SSI\_DMARX values.

#### **Returns:**

None.

# 26.2.1.21 ROM\_SSIIntStatus

Gets the current interrupt status.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIIntStatus is a function pointer located at ROM\_SSITABLE[6].

#### Parameters:

ui32Base specifies the SSI module base address.

**bMasked** is **false** if the raw interrupt status is required or **true** if the masked interrupt status is required.

#### **Description:**

This function returns the interrupt status for the SSI module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### **Returns:**

The current interrupt status, enumerated as a bit field of SSI\_TXFF, SSI\_RXFF, SSI\_RXTO, SSI\_RXOR, SSI\_TXEOT, SSI\_DMATX, and SSI\_DMARX.

# 26.2.1.22 ROM\_UpdateSSI

Starts an update over the SSI0 interface.

#### Prototype:

```
void
ROM_UpdateSSI(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_UpdateSSI is a function pointer located at ROM\_SSITABLE[11].

#### **Description:**

Calling this function commences an update of the firmware via the SSI0 interface. This function assumes that the SSI0 interface has already been configured and is currently operational.

#### **Returns:**

Never returns.

# 27 System Control

Introduction .	 	 	 	 	459
Functions	 	 	 	 	460

# 27.1 Introduction

System control determines the overall operation of the device. It controls the clocking of the device, the set of peripherals that are enabled, configuration of the device and its resets, and provides information about the device.

The members of the Tiva family have a varying peripheral set and memory sizes. The device has a set of read-only registers that indicate the size of the memories, the peripherals that are present, and the pins that are present for peripherals that have a varying number of pins. This information can be used to write adaptive software that can run on more than one member of the Tiva family.

The device can be clocked from the precision internal oscillator (PIOSC) or the PLL. The PIOSC is 16 MHz, +/- 1%; its frequency will vary by device, with voltage, and with temperature.

Three modes of operation are supported by the Tiva family: run mode, sleep mode, and deepsleep mode. In run mode, the processor is actively executing code. In sleep mode, the clocking of the device is unchanged but the processor no longer executes code (and is no longer clocked). In deep-sleep mode, the clocking of the device may change (depending upon the run mode clock configuration) and the processor no longer executes code (and is no longer clocked). An interrupt returns the device to run mode from one of the sleep modes; the sleep modes are entered upon request from the code.

There are several system events that, when detected, cause system control to reset the device. These events are the input voltage dropping too low, the LDO voltage dropping too low, an external reset, a software reset request, a watchdog timeout, and a main oscillator failure. The properties of some of these events can be configured, and the reason for a reset can be determined from system control.

Each peripheral in the device can be individually enabled, disabled, or reset. Additionally, the set of peripherals that remain enabled during sleep mode and deep-sleep mode can be configured, allowing custom sleep and deep-sleep modes to be defined. Care must be taken with deep-sleep mode, though, because in this mode, the PLL is no longer used and the system is clocked by the input crystal. Peripherals that depend upon a particular input clock rate (such as a UART) cannot operate as expected in deep-sleep mode due to the clock rate change; these peripherals must either be reconfigured upon entry to and exit from deep-sleep mode, or simply not enabled in deepsleep mode. Some peripherals may be configured to use PIOSC, even while in deep-sleep mode so the peripheral clocking does not have to be reconfigured upon entry and exit.

There are various system events that, when detected, cause system control to generate a processor interrupt. These events are the PLL achieving lock, the internal LDO current limit being exceeded, the internal oscillator failing, the main oscillator failing, the input voltage dropping too low, the internal LDO voltage dropping too low, and the PLL failing. Each of these interrupts can be individually enabled or disabled, and the sources must be cleared by the interrupt handler when they occur.

# 27.2 Functions

# **Functions**

- void ROM\_SysCtlAltClkConfig (uint32\_t ui32Config)
- uint32\_t ROM\_SysCtlClockFreqSet (uint32\_t ui32Config, uint32\_t ui32SysClock)
- void ROM\_SysCtlClockOutConfig (uint32\_t ui32Config, uint32\_t ui32Div)
- void ROM\_SysCtIDeepSleep (void)
- void ROM\_SysCtIDeepSleepClockConfigSet (uint32\_t ui32Div, uint32\_t ui32Config)
- void ROM\_SysCtIDelay (uint32\_t ui32Count)
- uint32\_t ROM\_SysCtlFlashSectorSizeGet (void)
- uint32\_t ROM\_SysCtlFlashSizeGet (void)
- void ROM\_SysCtlIntClear (uint32\_t ui32Ints)
- void ROM\_SysCtIIntDisable (uint32\_t ui32Ints)
- void ROM\_SysCtIIntEnable (uint32\_t ui32Ints)
- uint32\_t ROM\_SysCtlIntStatus (bool bMasked)
- if TIVA\_E void ROM\_SysCtlLPCLowPowerConfigSet (uint32\_t ui32Config)
- endif if TIVA\_E if TIVA\_E uint32\_t ROM\_SysCtILPCLowPowerStatusGet (void)
- void ROM\_SysCtIMOSCConfigSet (uint32\_t ui32Config)
- void ROM\_SysCtINMIClear (uint32\_t ui32Ints)
- uint32\_t ROM\_SysCtINMIStatus (void)
- void ROM\_SysCtlPeripheralClockGating (bool bEnable)
- void ROM\_SysCtlPeripheralDeepSleepDisable (uint32\_t ui32Peripheral)
- void ROM\_SysCtlPeripheralDeepSleepEnable (uint32\_t ui32Peripheral)
- void ROM\_SysCtlPeripheralDisable (uint32\_t ui32Peripheral)
- void ROM\_SysCtlPeripheralEnable (uint32\_t ui32Peripheral)
- void ROM\_SysCtlPeripheralPowerOff (uint32\_t ui32Peripheral)
- void ROM\_SysCtlPeripheralPowerOn (uint32\_t ui32Peripheral)
- bool ROM\_SysCtlPeripheralPresent (uint32\_t ui32Peripheral)
- bool ROM\_SysCtlPeripheralReady (uint32\_t ui32Peripheral)
- void ROM\_SysCtlPeripheralReset (uint32\_t ui32Peripheral)
- void ROM\_SysCtlPeripheralSleepDisable (uint32\_t ui32Peripheral)
- void ROM\_SysCtlPeripheralSleepEnable (uint32\_t ui32Peripheral)
- uint32\_t ROM\_SysCtIPIOSCCalibrate (uint32\_t ui32Type)
- void ROM\_SysCtlReset (void)
- uint32\_t ROM\_SysCtlResetBehaviorGet (void)
- void ROM\_SysCtlResetBehaviorSet (uint32\_t ui32Behavior)
- void ROM\_SysCtlResetCauseClear (uint32\_t ui32Causes)
- uint32\_t ROM\_SysCtlResetCauseGet (void)
- void ROM\_SysCtlSleep (void)
- uint32\_t ROM\_SysCtISRAMSizeGet (void)
- void ROM\_SysCtlVoltageEventClear (uint32\_t ui32Status)
- endif void ROM\_SysCtlVoltageEventConfig (uint32\_t ui32Config)
- uint32\_t ROM\_SysCtlVoltageEventStatus (void)

# 27.2.1 Function Documentation

# 27.2.1.1 ROM\_SysCtlAltClkConfig

Configures the alternate peripheral clock source.

# Prototype:

```
void
ROM_SysCtlAltClkConfig(uint32_t ui32Config)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlAltClkConfig is a function pointer located at ROM\_SYSCTLTABLE[61].

# Parameters:

ui32Config holds the configuration options for the alternate peripheral clock.

# **Description:**

This function configures the alternate peripheral clock. The alternate peripheral clock is used to provide a known clock in all operating modes to peripherals that support using the alternate peripheral clock as an input clock. The *ui32Config* parameter value provides the clock input source using one of the following values:

- SYSCTL\_ALTCLK\_PIOSC use the PIOSC as the alternate clock source(default).
- SYSCTL\_ALTCLK\_HIBRTC use the Hibernate module RTC clock as the alternate clock source.
- SYSCTL\_ALTCLK\_LFIOSC use the LFIOSC as the alternate clock source.

# **Returns:**

None.

# 27.2.1.2 ROM\_SysCtlClockFreqSet

Configures the system clock.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlClockFreqSet is a function pointer located at ROM\_SYSCTLTABLE[48].

# Parameters:

*ui32Config* is the required configuration of the device clocking. *ui32SysClock* is the requested processor frequency.

# **Description:**

This function configures the main system clocking for the device. The input frequency, oscillator source, whether or not to enable the PLL, and the system clock divider are all configured with this function. This function configures the system frequency to the closest available divisor of one of the fixed PLL VCO settings provided in the *ui32Config* parameter. The caller sets the *ui32SysClock* parameter to request the system clock frequency, and this function then attempts to match this using the values provided in the *ui32Config* parameter. If this function cannot exactly match the requested frequency, it picks the closest frequency that is lower than the requested frequency. The *ui32Config* parameter provides the remaining configuration options using a set of defines that are a logical OR of several different values, many of which are grouped into sets where only one of the set can be chosen. This function returns the current system frequency which may not match the requested frequency.

The oscillator source is chosen with one of the following values:

- SYSCTL\_OSC\_INT to use the 16-MHz precision internal oscillator.
- **SYSCTL\_OSC\_INT30** to use the internal low frequency oscillator.
- SYSCTL\_OSC\_EXT32 to use the hibernate modules 32.786-kHz oscillator. This option is only available on devices that include the hibernation module.

The system clock source is chosen with one of the following values:

- SYSCTL\_USE\_PLL is used to select the PLL output as the system clock.
- SYSCTL\_USE\_OSC is used to choose one of the oscillators as the system clock.

The PLL VCO frequency is chosen with one of the the following values:

- SYSCTL\_CFG\_VCO\_480 to set the PLL VCO output to 480-MHz
- SYSCTL\_CFG\_VCO\_320 to set the PLL VCO output to 320-MHz

Example: Configure the system clocking to be 40 MHz with a 320-MHz PLL setting using the 16-MHz internal oscillator.

# **Returns:**

The actual configured system clock frequency in Hz or zero if the value could not be changed due to a parameter error or PLL lock failure.

# 27.2.1.3 ROM\_SysCtlClockOutConfig

Configures and enables or disables the clock output on the DIVSCLK pin.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlClockOutConfig is a function pointer located at ROM\_SYSCTLTABLE[60].

# Parameters:

*ui32Config* holds the configuration options including enabling or disabling the clock output the DIVSCLK pin.

ui32Div is the divisor for the clock selected in the ui32Config parameter.

# **Description:**

This function selects the source for the DIVSCLK, enables or disables the clock output, and provides an output divider value as well. The *ui32Div* parameter specifies the divider for the selected clock source and has a valid range of 1-256. The *ui32Config* parameter configures the DIVSCLK output based on the following settings:

The first setting allows the output to be enabled or disabled.

- SYSCTL\_CLKOUT\_EN enable the DIVSCLK output.
- SYSCTL\_CLKOUT\_DIS disable the DIVSCLK output(default).

The next group of settings selects the source for the DIVSCLK.

- SYSCTL\_CLKOUT\_SYSCLK use the current system clock as the source(default).
- SYSCTL\_CLKOUT\_PIOSC use the PIOSC as the source.
- SYSCTL\_CLKOUT\_MOSC use the MOSC as the source.

Example: Enable the PIOSC divided by 4 as the DIVSCLK output.

```
//
// Enable the PIOSC divided by 4 as the DIVSCLK output.
//
SysCtlClockOutConfig(SYSCTL_DIVSCLK_EN | SYSCTL_DIVSCLK_SRC_PIOSC, 4);
```

#### Note:

The availability of the DIVSCLK output varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

#### **Returns:**

None.

# 27.2.1.4 ROM\_SysCtlDeepSleep

Puts the processor into deep-sleep mode.

# Prototype:

```
void
ROM_SysCtlDeepSleep(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlDeepSleep is a function pointer located at ROM\_SYSCTLTABLE[20].

#### **Description:**

This function places the processor into deep-sleep mode; it does not return until the processor returns to run mode. The peripherals that are enabled via ROM\_SysCtlPeripheralDeepSleepEnable() continue to operate and can wake up the processor (if automatic clock gating is enabled with ROM\_SysCtlPeripheralClockGating(), otherwise all peripherals continue to operate). Returns:

None.

# 27.2.1.5 ROM\_SysCtlDeepSleepClockConfigSet

Sets the clock configuration of the device while in deep-sleep mode.

# Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].

ROM_SYSCTLDeepSleepClockConfigSet is a function pointer located at

ROM_SYSCTLTABLE[47].
```

# Parameters:

*ui32Div* is the clock divider when in deep-sleep mode. *ui32Config* is the configuration of the device clocking while in deep-sleep mode.

# **Description:**

This function configures the clocking of the device while in deep-sleep mode. The *ui32Config* parameter selects the oscillator and the *ui32Div* parameter sets the clock divider used in deep-sleep mode. The valid values for the *ui32Div* parameter range from 1 to 1024, however not all Tiva microcontrollers support this full range. This function replaces the ROM\_SysCtIDeepSleepClockSet() function and can be used on Tiva devices that support deep-sleep mode.

The oscillator source is chosen from one of the following values: SYSCTL\_DSLP\_OSC\_MAIN, SYSCTL\_DSLP\_OSC\_INT, SYSCTL\_DSLP\_OSC\_INT30, or SYSCTL\_DSLP\_OSC\_EXT32. The SYSCTL\_DSLP\_OSC\_EXT32 option is only available on devices with the hibernation module, and then only when the hibernation module is enabled.

The precision internal oscillator can be powered down in deep-sleep mode by specifying **SYSCTL\_DSLP\_PIOSC\_PD**. The precision internal oscillator is not powered down if it is required for operation while in deep-sleep (based on other configuration settings).

The main oscillator can be powered down in deep-sleep mode by specifying **SYSCTL\_DSLP\_MOSC\_PD**. The main oscillator is not powered down if it is required for operation while in deep-sleep (based on other configuration settings).

# Note:

The availability of deep-sleep clocking configuration and the configuration values vary with the Tiva device in use. Please consult the data sheet for the device you are using to determine whether the desired configuration options are available and to determine the valid range for the clock divider.

# **Returns:**

None.

# 27.2.1.6 ROM\_SysCtIDelay

Provides a small delay.

# Prototype:

void
ROM\_SysCtlDelay(uint32\_t ui32Count)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlDelay is a function pointer located at ROM\_SYSCTLTABLE[34].

#### Parameters:

*ui32Count* is the number of delay loop iterations to perform.

#### **Description:**

This function provides a means of generating a constant length delay. It is written in assembly to keep the delay consistent across tool chains, avoiding the need to tune the delay based on the tool chain in use.

The loop takes 3 cycles/loop.

#### **Returns:**

None.

# 27.2.1.7 ROM\_SysCtlFlashSectorSizeGet

Gets the size of a single eraseable sector of flash.

# Prototype:

```
uint32_t
ROM_SysCtlFlashSectorSizeGet(void)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].

ROM_SYSCTLFlashSectorSizeGet is a function pointer located at

ROM_SYSCTLTABLE[54].
```

# **Description:**

This function determines the flash sector size on the Tiva device. This size determines the erase granularity of the device flash.

#### **Returns:**

The number of bytes in a single flash sector.

# 27.2.1.8 ROM\_SysCtlFlashSizeGet

Gets the size of the flash.

#### Prototype:

```
uint32_t
ROM_SysCtlFlashSizeGet(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlFlashSizeGet is a function pointer located at ROM\_SYSCTLTABLE[2].

#### **Description:**

This function determines the size of the flash on the Tiva device.

# **Returns:**

The total number of bytes of flash.

# 27.2.1.9 ROM\_SysCtlIntClear

Clears system control interrupt sources.

# Prototype:

```
void
ROM_SysCtlIntClear(uint32_t ui32Ints)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlIntClear is a function pointer located at ROM\_SYSCTLTABLE[15].

# Parameters:

ui32Ints is a bit mask of the interrupt sources to be cleared. Must be a logical OR of SYSCTL\_INT\_PLL\_LOCK, SYSCTL\_INT\_CUR\_LIMIT, SYSCTL\_INT\_IOSC\_FAIL, SYSCTL\_INT\_MOSC\_FAIL, SYSCTL\_INT\_POR, SYSCTL\_INT\_BOR, and/or SYSCTL\_INT\_PLL\_FAIL.

# **Description:**

The specified system control interrupt sources are cleared, so that they no longer assert. This function must be called in the interrupt handler to keep it from being called again immediately upon exit.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

The interrupt sources vary based on the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

#### **Returns:**

None.

# 27.2.1.10 ROM\_SysCtlIntDisable

Disables individual system control interrupt sources.

# Prototype:

void
ROM\_SysCtlIntDisable(uint32\_t ui32Ints)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlIntDisable is a function pointer located at ROM\_SYSCTLTABLE[14].

# Parameters:

ui32Ints is a bit mask of the interrupt sources to be disabled. Must be a logical OR of SYSCTL\_INT\_PLL\_LOCK, SYSCTL\_INT\_CUR\_LIMIT, SYSCTL\_INT\_IOSC\_FAIL, SYSCTL\_INT\_MOSC\_FAIL, SYSCTL\_INT\_POR, SYSCTL\_INT\_BOR, and/or SYSCTL\_INT\_PLL\_FAIL.

# **Description:**

This function disables the indicated system control interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

# Note:

The interrupt sources vary based on the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

# **Returns:**

None.

# 27.2.1.11 ROM\_SysCtlIntEnable

Enables individual system control interrupt sources.

# Prototype:

void
ROM\_SysCtlIntEnable(uint32\_t ui32Ints)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlIntEnable is a function pointer located at ROM\_SYSCTLTABLE[13].

# Parameters:

ui32Ints is a bit mask of the interrupt sources to be enabled. Must be a logical OR of SYSCTL\_INT\_PLL\_LOCK, SYSCTL\_INT\_CUR\_LIMIT, SYSCTL\_INT\_IOSC\_FAIL, SYSCTL\_INT\_MOSC\_FAIL, SYSCTL\_INT\_POR, SYSCTL\_INT\_BOR, and/or SYSCTL\_INT\_PLL\_FAIL.

# **Description:**

This function enables the indicated system control interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### Note:

The interrupt sources vary based on the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

#### Returns:

None.

# 27.2.1.12 ROM\_SysCtlIntStatus

Gets the current interrupt status.

#### Prototype:

```
uint32_t
ROM_SysCtlIntStatus(bool bMasked)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlIntStatus is a function pointer located at ROM\_SYSCTLTABLE[16].

# Parameters:

**bMasked** is false if the raw interrupt status is required and true if the masked interrupt status is required.

# **Description:**

This function returns the interrupt status for the system controller. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### Note:

The interrupt sources vary based on the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

#### Returns:

The current interrupt status, enumerated as a bit field of SYSCTL\_INT\_PLL\_LOCK, SYSCTL\_INT\_CUR\_LIMIT, SYSCTL\_INT\_IOSC\_FAIL, SYSCTL\_INT\_POR, SYSCTL\_INT\_BOR, and SYSCTL\_INT\_PLL\_FAIL.

# 27.2.1.13 ROM\_SysCtlLPCLowPowerConfigSet

Configures the low power mode settings for the LPC controller.

#### Prototype:

```
if TIVA_E void
ROM_SysCtlLPCLowPowerConfigSet(uint32_t ui32Config)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].

ROM_SYSCTLLPCLowPowerConfigSet is a function pointer located at

ROM_SYSCTLTABLE[49].
```

### Parameters:

ui32Config is the low power configuration for the LPC controller.

#### **Description:**

This function sets the low power configuration settings for the LPC controller. The *ui32Config* parameter should be one of the following values:

- SYSCTL\_LPCLPWR\_SRAM\_OFF disables the SRAM in the LPC controller on entering a low power mode.
- SYSCTL\_LPCLPWR\_SRAM\_RETENTION puts the SRAM in the LPC controller into a SRAM retention mode on entering a low power mode.
- SYSCTL\_LPCLPWR\_SRAM\_ON leaves the SRAM in the LPC controller fully powered when entering a low power mode.

#### Note:

The availability of this feature varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine whether this support is available.

#### Returns:

None.

## 27.2.1.14 ROM\_SysCtlLPCLowPowerStatusGet

Returns the low power status of the LPC controller.

#### Prototype:

```
endif if TIVA_E if TIVA_E uint32_t
ROM_SysCtlLPCLowPowerStatusGet(void)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].

ROM_SYSCTLLPCLowPowerStatusGet is a function pointer located at

ROM_SYSCTLTABLE[50].
```

#### **Description:**

This function returns the system controller low power status of the LPC controller.

The value returned is one of the following SYSCTL\_LPCLPWRS\_ values:

- SYSCTL\_LPCLPWRS\_PD\_OFF indicates that the LPC SRAM power domain has been powered off.
- SYSCTL\_LPCLPWRS\_SRAM\_OFF indicates that the LPC SRAM is powered off and does not retain any state. The power domain for the LPC SRAM is still enabled in this case.
- SYSCTL\_LPCLPWRS\_MEM\_OFF indicates that the LPC SRAM is powered off.
- SYSCTL\_LPCLPWRS\_SRAM\_RETENTION indicates that the LPC SRAM is in a low power. The power domain for the LPC SRAM is still enabled in this case.
- SYSCTL\_LPCLPWRS\_SRAM\_ON indicates that the LPC SRAM has been set to a full power state. The power domain for the LPC SRAM is still enabled in this case.

#### Note:

The availability of this feature varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine whether this support is available.

## **Returns:**

The current low power status for the LPC controller.

# 27.2.1.15 ROM\_SysCtIMOSCConfigSet

Sets the configuration of the main oscillator (MOSC) control.

## Prototype:

void

ROM\_SysCtlMOSCConfigSet(uint32\_t ui32Config)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlMOSCConfigSet is a function pointer located at ROM\_SYSCTLTABLE[44].

## Parameters:

ui32Config is the required configuration of the MOSC control.

## **Description:**

This function configures the control of the main oscillator. The *ui32Config* is specified as the logical OR of the following values:

- SYSCTL\_MOSC\_VALIDATE enables the MOSC verification circuit that detects a failure of the main oscillator (such as a loss of the clock).
- SYSCTL\_MOSC\_INTERRUPT indicates that a MOSC failure should generate an interrupt instead of resetting the processor.
- SYSCTL\_MOSC\_NO\_XTAL indicates that there is no crystal connected to the OSC0/OSC1 pins, allowing power consumption to be reduced.
- SYSCTL\_MOSC\_PWR\_DIS disable power to the main oscillator. If this parameter is not specified, the MOSC input remains powered.
- SYSCTL\_MOSC\_LOWFREQ MOSC is less than 10-MHz.
- SYSCTL\_MOSC\_HIGHFREQ MOSC is greater than 10-MHz.
- SYSCTL\_MOSC\_SESRC specifies that the MOSC is a singled ended oscillator connected to OSC0. If this parameter is not specified, the input is assumed to be a crystal.

#### Note:

The availability of MOSC control varies based on the Tiva part in use. Please consult the data sheet for the part you are using to determine whether this support is available. In addition, the capability of MOSC control varies based on the Tiva part in use.

## Returns:

None.

# 27.2.1.16 ROM\_SysCtINMIClear

Clears NMI sources.

## Prototype:

```
void
ROM_SysCtlNMIClear(uint32_t ui32Ints)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SySCtlNMIClear is a function pointer located at ROM\_SYSCTLTABLE[59].

## Parameters:

ui32Ints is a bit mask of the non-maskable interrupt sources.

#### **Description:**

This function clears the current NMI status specified in the *ui32Ints* parameter. The valid values for the *ui32Ints* parameter are a logical OR of the following values:

- SYSCTL\_NMI\_MOSCFAIL the main oscillator is not present or did not start.
- SYSCTL\_NMI\_TAMPER a tamper event has been detected.
- SYSCTL\_NMI\_WDT0 watchdog 0 generated a timeout.
- SYSCTL\_NMI\_WDT1 watchdog 1 generated a timeout.
- SYSCTL\_NMI\_POWER a power event occurred.
- SYSCTL\_NMI\_EXTERNAL an external NMI pin asserted.

Example: Clear all current NMI status flags.

```
//
// Clear all the current NMI sources.
//
SysCtlNMIClear(SysCtlNMIStatus());
```

#### Note:

The availability of the NMI status varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

#### **Returns:**

None.

# 27.2.1.17 ROM\_SysCtINMIStatus

Returns the current NMI status.

#### Prototype:

uint32\_t ROM\_SysCtlNMIStatus(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlNMIStatus is a function pointer located at ROM\_SYSCTLTABLE[58].

#### **Description:**

This function returns the NMI status for the system controller. The valid values for the *ui32Ints* parameter are a logical OR of the following values:

- SYSCTL\_NMI\_MOSCFAIL the main oscillator is not present or did not start.
- SYSCTL\_NMI\_TAMPER a tamper event has been detected.
- SYSCTL\_NMI\_WDT0 watch dog 0 generated a timeout.

- **SYSCTL\_NMI\_WDT1** watch dog 1 generated a timeout.
- SYSCTL\_NMI\_POWER a power event occurred.
- **SYSCTL\_NMI\_EXTERNAL** an external NMI pin asserted.

Example: Clear all current NMI status flags.

```
//
// Clear all the current NMI sources.
//
SysCtlNMIClear(SysCtlNMIStatus());
```

#### Note:

The availability of the NMI status varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

#### **Returns:**

The current NMI status.

# 27.2.1.18 ROM\_SysCtlPeripheralClockGating

Controls peripheral clock gating in sleep and deep-sleep mode.

## **Prototype:**

```
void
ROM_SysCtlPeripheralClockGating(bool bEnable)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].

ROM_SYSCTlPeripheralClockGating is a function pointer located at

ROM_SYSCTLTABLE[12].
```

## Parameters:

**bEnable** is a boolean that is **true** if the sleep and deep-sleep peripheral configuration should be used and **false** if not.

## **Description:**

This function controls how peripherals are clocked when the processor goes into sleep or deep-sleep mode. By default, the peripherals are clocked the same as in run mode; if peripheral clock gating is enabled, they are clocked according to the configuration set by ROM\_SysCtlPeripheralSleepEnable(), ROM\_SysCtlPeripheralSleepDisable(), ROM\_SysCtlPeripheralDeepSleepEnable(), and ROM\_SysCtlPeripheralDeepSleepDisable().

## **Returns:**

None.

# 27.2.1.19 ROM\_SysCtlPeripheralDeepSleepDisable

Disables a peripheral in deep-sleep mode.

## Prototype:

```
void
ROM_SysCtlPeripheralDeepSleepDisable(uint32_t ui32Peripheral)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlPeripheralDeepSleepDisable is a function pointer located at ROM\_SYSCTLTABLE[11].

#### Parameters:

ui32Peripheral is the peripheral to disable in deep-sleep mode.

## **Description:**

This function causes a peripheral to stop operating when the processor goes into deep-sleep mode. Disabling peripherals while in deep-sleep mode helps to lower the current draw of the device, and can keep peripherals that require a particular clock frequency from operating when the clock changes as a result of entering deep-sleep mode. If enabled (via ROM\_SysCtlPeripheralEnable()), the peripheral automatically resumes operation when the processor leaves deep-sleep mode, maintaining its entire state from before deep-sleep mode was entered.

Deep-sleep mode clocking of peripherals must be enabled via ROM\_SysCtlPeripheralClockGating(); if disabled, the peripheral deep-sleep mode configuration is maintained but has no effect when deep-sleep mode is entered.

The ui32Peripheral parameter must be only one	of the following values:
SYSCTL_PERIPH_ADC0, SYSCTL_PERIPH_ADC1,	SYSCTL_PERIPH_CAN0,
SYSCTL_PERIPH_CAN1, SYSCTL_PERIPH_CAN2,	SYSCTL_PERIPH_COMP0,
SYSCTL_PERIPH_COMP1, SYSCTL_PERIPH_COMP2,	SYSCTL_PERIPH_CRC,
SYSCTL_PERIPH_EEPROMO, SYSCTL_PERIPH_EPI0,	SYSCTL_PERIPH_ETH,
SYSCTL_PERIPH_GPIOA, SYSCTL_PERIPH_GPIOB,	SYSCTL_PERIPH_GPIOC,
SYSCTL_PERIPH_GPIOD, SYSCTL_PERIPH_GPIOE,	SYSCTL_PERIPH_GPIOF,
SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOH,	SYSCTL_PERIPH_GPIOJ,
SYSCTL_PERIPH_GPIOK, SYSCTL_PERIPH_GPIOL,	SYSCTL_PERIPH_GPIOM,
SYSCTL_PERIPH_GPION, SYSCTL_PERIPH_GPIOP,	SYSCTL_PERIPH_GPIOQ,
SYSCTL_PERIPH_GPIOR, SYSCTL_PERIPH_GPIOS,	SYSCTL_PERIPH_GPIOT,
SYSCTL_PERIPH_HIBERNATE, SYSCTL_PERIPH_I2C0,	SYSCTL_PERIPH_I2C1,
SYSCTL_PERIPH_I2C2, SYSCTL_PERIPH_I2C3,	SYSCTL_PERIPH_I2C4,
SYSCTL_PERIPH_I2C5, SYSCTL_PERIPH_I2C6,	SYSCTL_PERIPH_I2C7,
SYSCTL_PERIPH_LCD, SYSCTL_PERIPH_ONEWIRE0,	SYSCTL_PERIPH_PWM0,
SYSCTL_PERIPH_PWM1, SYSCTL_PERIPH_QEI0,	SYSCTL_PERIPH_QEI1,
SYSCTL_PERIPH_SSI0, SYSCTL_PERIPH_SSI1,	SYSCTL_PERIPH_SSI2,
SYSCTL_PERIPH_SSI3, SYSCTL_PERIPH_TIMER0,	SYSCTL_PERIPH_TIMER1,
SYSCTL_PERIPH_TIMER2, SYSCTL_PERIPH_TIMER3,	SYSCTL_PERIPH_TIMER4,
SYSCTL_PERIPH_TIMER5, SYSCTL_PERIPH_UART0,	SYSCTL_PERIPH_UART1,
SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UDMA,	SYSCTL_PERIPH_USB0,
SYSCTL_PERIPH_WDOG0, or SYSCTL_PERIPH_WDOG1.	

#### **Returns:**

None.

# 27.2.1.20 ROM\_SysCtlPeripheralDeepSleepEnable

Enables a peripheral in deep-sleep mode.

void

```
ROM_SysCtlPeripheralDeepSleepEnable(uint32_t ui32Peripheral)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].

ROM_SYSCTLTABLE is an array of pointer located at ROM_SYSCTLTABLE[10].
```

#### Parameters:

*ui32Peripheral* is the peripheral to enable in deep-sleep mode.

### **Description:**

This function allows a peripheral to continue operating when the processor goes into deepsleep mode. Because the clocking configuration of the device may change, not all peripherals can safely continue operating while the processor is in deep-sleep mode. Those that must run at a particular frequency (such as a UART) do not work as expected if the clock changes. It is the responsibility of the caller to make sensible choices.

Deep-sleep mode clocking of peripherals must be enabled via ROM\_SysCtlPeripheralClockGating(); if disabled, the peripheral deep-sleep mode configuration is maintained but has no effect when deep-sleep mode is entered.

The ui32Peripheral parame SYSCTL_PERIPH_ADC0, SYSCTL_PERIPH_CAN1, SYSCTL PERIPH COMP1,	eter must be only one SYSCTL_PERIPH_ADC1, SYSCTL_PERIPH_CAN2, SYSCTL PERIPH COMP2,	of the following values: SYSCTL_PERIPH_CANO, SYSCTL_PERIPH_COMPO, SYSCTL PERIPH CRC,
SYSCTL PERIPH EEPROMO		SYSCTL PERIPH ETH,
SYSCTL PERIPH GPIOA,	SYSCTL PERIPH GPIOB,	SYSCTL PERIPH GPIOC,
SYSCTL PERIPH GPIOD,	SYSCTL PERIPH GPIOE	SYSCTL PERIPH GPIOF,
SYSCTL_PERIPH_GPIOG,	SYSCTL_PERIPH_GPIOH,	SYSCTL_PERIPH_GPIOJ,
SYSCTL_PERIPH_GPIOK,	SYSCTL_PERIPH_GPIOL,	SYSCTL_PERIPH_GPIOM,
SYSCTL_PERIPH_GPION,	SYSCTL_PERIPH_GPIOP,	SYSCTL_PERIPH_GPIOQ,
SYSCTL_PERIPH_GPIOR,	SYSCTL_PERIPH_GPIOS,	SYSCTL_PERIPH_GPIOT,
SYSCTL_PERIPH_HIBERNAT	E, SYSCTL_PERIPH_I2C0,	SYSCTL_PERIPH_I2C1,
SYSCTL_PERIPH_I2C2,	SYSCTL_PERIPH_I2C3,	SYSCTL_PERIPH_I2C4,
SYSCTL_PERIPH_I2C5,	SYSCTL_PERIPH_I2C6,	SYSCTL_PERIPH_I2C7,
/	SCTL_PERIPH_ONEWIRE0,	SYSCTL_PERIPH_PWM0,
SYSCTL_PERIPH_PWM1,	SYSCTL_PERIPH_QEI0,	SYSCTL_PERIPH_QEI1,
SYSCTL_PERIPH_SSI0,	SYSCTL_PERIPH_SSI1,	SYSCTL_PERIPH_SSI2,
·	SYSCTL_PERIPH_TIMER0,	SYSCTL_PERIPH_TIMER1,
SYSCTL_PERIPH_TIMER2,	SYSCTL_PERIPH_TIMER3,	SYSCTL_PERIPH_TIMER4,
SYSCTL_PERIPH_TIMER5,	SYSCTL_PERIPH_UART0,	SYSCTL_PERIPH_UART1,
SYSCTL_PERIPH_UART2,	SYSCTL_PERIPH_UDMA,	SYSCTL_PERIPH_USB0,
	or SYSCTL_PERIPH_WDOG1.	SYSCTL_PERIPH_ADC0,
SYSCTL_PERIPH_ADC1,	SYSCTL_PERIPH_CAN0,	SYSCTL_PERIPH_CAN1,
SYSCTL_PERIPH_CAN2,	SYSCTL_PERIPH_COMP0,	SYSCTL_PERIPH_COMP1,
SYSCTL_PERIPH_COMP2,		YSCTL_PERIPH_EEPROM0,
SYSCTL_PERIPH_EPI0,	SYSCTL_PERIPH_ETH,	SYSCTL_PERIPH_GPIOA,
SYSCTL_PERIPH_GPIOB,	SYSCTL_PERIPH_GPIOC,	SYSCTL_PERIPH_GPIOD,
SYSCTL_PERIPH_GPIOE,	SYSCTL_PERIPH_GPIOF,	SYSCTL_PERIPH_GPIOG,
SYSCTL_PERIPH_GPIOH,	SYSCTL_PERIPH_GPIOJ,	SYSCTL_PERIPH_GPIOK,
SYSCTL_PERIPH_GPIOL,	SYSCTL_PERIPH_GPIOM,	SYSCTL_PERIPH_GPION,
SYSCTL_PERIPH_GPIOP,	SYSCTL_PERIPH_GPIOQ,	SYSCTL_PERIPH_GPIOR,

SYSCTL PERIPH GPIOS. SYSCTL PERIPH GPIOT. SYSCTL PERIPH HIBERNATE, SYSCTL PERIPH 12C0, SYSCTL PERIPH I2C1, SYSCTL PERIPH 12C2, SYSCTL PERIPH I2C3, SYSCTL PERIPH 12C4, SYSCTL PERIPH 12C5, SYSCTL\_PERIPH\_I2C6, SYSCTL\_PERIPH\_I2C7, SYSCTL PERIPH LCD, SYSCTL PERIPH\_PWM1, SYSCTL\_PERIPH ONEWIRE0. SYSCTL PERIPH PWM0, SYSCTL PERIPH QEI0, SYSCTL PERIPH QEI1, SYSCTL PERIPH SSIO, SYSCTL PERIPH SSI1, SYSCTL PERIPH SSI2, SYSCTL PERIPH SSI3, SYSCTL\_PERIPH TIMER2. SYSCTL\_PERIPH\_TIMER0, SYSCTL\_PERIPH\_TIMER1, SYSCTL PERIPH TIMER3, SYSCTL PERIPH TIMER4, SYSCTL PERIPH TIMER5, SYSCTL PERIPH UART2, SYSCTL PERIPH UARTO, SYSCTL PERIPH UART1, SYSCTL PERIPH UDMA, SYSCTL PERIPH USB0. SYSCTL PERIPH WDOG0, or SYSCTL PERIPH WDOG1.

#### **Returns:**

None.

## 27.2.1.21 ROM\_SysCtlPeripheralDisable

Disables a peripheral.

#### Prototype:

```
void
ROM_SysCtlPeripheralDisable(uint32_t ui32Peripheral)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlPeripheralDisable is a function pointer located at ROM\_SYSCTLTABLE[7].

#### **Parameters:**

ui32Peripheral is the peripheral to disable.

#### **Description:**

This function disables a peripheral. Once disabled, they do not operate or respond to register reads/writes.

The <i>ui32Peripheral</i> param <b>SYSCTL PERIPH ADC0</b> ,	eter must be only one SYSCTL PERIPH ADC1,	of the following values: SYSCTL PERIPH CANO,
SYSCTL_PERIPH_ADCO, SYSCTL_PERIPH_CAN1,	SYSCTL PERIPH CAN2,	SYSCIL_PERIPH_CANO, SYSCIL PERIPH COMPO,
SYSCTL_PERIPH_COMP1,	SYSCTL_PERIPH_COMP2,	SYSCTL_PERIPH_CRC,
SYSCTL_PERIPH_EEPROMO	, SYSCTL_PERIPH_EPI0,	SYSCTL_PERIPH_ETH,
SYSCTL_PERIPH_GPIOA,	SYSCTL_PERIPH_GPIOB,	SYSCTL_PERIPH_GPIOC,
SYSCTL_PERIPH_GPIOD,	SYSCTL_PERIPH_GPIOE,	SYSCTL_PERIPH_GPIOF,
SYSCTL_PERIPH_GPIOG,	SYSCTL_PERIPH_GPIOH,	SYSCTL_PERIPH_GPIOJ,
SYSCTL_PERIPH_GPIOK,	SYSCTL_PERIPH_GPIOL,	SYSCTL_PERIPH_GPIOM,
SYSCTL_PERIPH_GPION,	SYSCTL_PERIPH_GPIOP,	SYSCTL_PERIPH_GPIOQ,
SYSCTL_PERIPH_GPIOR,	SYSCTL_PERIPH_GPIOS,	SYSCTL_PERIPH_GPIOT,
SYSCTL_PERIPH_HIBERNA	, ,	SYSCTL_PERIPH_I2C1,
SYSCTL_PERIPH_I2C2,	SYSCTL_PERIPH_I2C3,	SYSCTL_PERIPH_I2C4,
SYSCTL_PERIPH_I2C5,	SYSCTL_PERIPH_I2C6,	SYSCTL_PERIPH_I2C7,
/	YSCTL_PERIPH_ONEWIRE0,	SYSCTL_PERIPH_PWM0,
SYSCTL_PERIPH_PWM1,	SYSCTL_PERIPH_QEI0,	SYSCTL_PERIPH_QEI1,

SYSCTL PERIPH SSI0, SYSCTL PERIPH SSI1, SYSCTL PERIPH SSI2, SYSCTL PERIPH SSI3, SYSCTL PERIPH TIMERO, SYSCTL PERIPH TIMER1, SYSCTL\_PERIPH\_TIMER2, SYSCTL\_PERIPH\_TIMER3, SYSCTL\_PERIPH\_TIMER4, SYSCTL\_PERIPH\_TIMER5, SYSCTL\_PERIPH\_UART0, SYSCTL\_PERIPH\_UART1, SYSCTL PERIPH UDMA, SYSCTL PERIPH USB0, SYSCTL PERIPH UART2, SYSCTL\_PERIPH\_WDOG0, or SYSCTL\_PERIPH\_WDOG1.

#### Returns:

None.

# 27.2.1.22 ROM\_SysCtlPeripheralEnable

Enables a peripheral.

#### Prototype:

void
ROM\_SysCtlPeripheralEnable(uint32\_t ui32Peripheral)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlPeripheralEnable is a function pointer located at ROM\_SYSCTLTABLE[6].

## **Parameters:**

ui32Peripheral is the peripheral to enable.

#### **Description:**

This function enables a peripheral. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes.

Theui32PeripheralparametermustbeonlyoneSYSCTL_PERIPH_ADC0,SYSCTL_PERIPH_ADC1,SYSCTL_PERIPH_CAN1,SYSCTL_PERIPH_CAN2,SYSCTL_PERIPH_COMP1,SYSCTL_PERIPH_COMP2,SYSCTL_PERIPH_EEPROM0,SYSCTL_PERIPH_COMP2,SYSCTL_PERIPH_GPIOA,SYSCTL_PERIPH_GPIOB,SYSCTL_PERIPH_GPIOG,SYSCTL_PERIPH_GPIOE,SYSCTL_PERIPH_GPIOG,SYSCTL_PERIPH_GPIOH,SYSCTL_PERIPH_GPIOK,SYSCTL_PERIPH_GPIOL,SYSCTL_PERIPH_GPIOR,SYSCTL_PERIPH_GPIOP,SYSCTL_PERIPH_GPIOR,SYSCTL_PERIPH_GPIOS,SYSCTL_PERIPH_HIBERNATE,SYSCTL_PERIPH_I2C0,SYSCTL_PERIPH_I2C5,SYSCTL_PERIPH_I2C3,SYSCTL_PERIPH_I2C5,SYSCTL_PERIPH_I2C6,SYSCTL_PERIPH_SSI0,SYSCTL_PERIPH_OREU,	of the following values: SYSCTL_PERIPH_CAN0, SYSCTL_PERIPH_COMP0, SYSCTL_PERIPH_CRC, SYSCTL_PERIPH_ETH, SYSCTL_PERIPH_GPIOC, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_GPIOQ, SYSCTL_PERIPH_GPIOT, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C4, SYSCTL_PERIPH_I2C7, SYSCTL_PERIPH_PWM0, SYSCTL_PERIPH_QEI1, SYSCTL_PERIPH_SSI2,
SYSCTL_PERIPH_LCD,SYSCTL_PERIPH_ONEWIRE0,SYSCTL_PERIPH_PWM1,SYSCTL_PERIPH_QEI0,	SYSCTL_PERIPH_PWM0, SYSCTL_PERIPH_QEI1,

Note:

It takes five clock cycles after the write to enable a peripheral before the the peripheral is actually enabled. During this time, attempts to access the peripheral result in a bus fault. Care should be taken to ensure that the peripheral is not accessed during this brief time period.

## **Returns:**

None.

# 27.2.1.23 ROM\_SysCtlPeripheralPowerOff

Powers off a peripheral.

## Prototype:

```
void
ROM_SysCtlPeripheralPowerOff(uint32_t ui32Peripheral)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].

ROM_SysCtlPeripheralPowerOff is a function pointer located at

ROM_SYSCTLTABLE[37].
```

## Parameters:

ui32Peripheral is the peripheral to be powered off.

#### **Description:**

This function allows the power to a peripheral to be turned off. The peripheral continues to receive power when its clock is enabled, but the power is removed when its clock is disabled.

#### Note:

The ability to power off a peripheral varies based on the Tiva part in use. Please consult the data sheet for the part you are using to determine if this feature is available.

#### **Returns:**

None.

## 27.2.1.24 ROM\_SysCtlPeripheralPowerOn

Powers on a peripheral.

## Prototype:

```
void
ROM_SysCtlPeripheralPowerOn(uint32_t ui32Peripheral)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlPeripheralPowerOn is a function pointer located at ROM\_SYSCTLTABLE[36].

#### Parameters:

ui32Peripheral is the peripheral to be powered on.

## **Description:**

This function turns on the power to a peripheral. The peripheral continues to receive power even when its clock is not enabled.

The ui32Peripheral parameter must be only one	of the following values:
SYSCTL_PERIPH_ADC0, SYSCTL_PERIPH_ADC1,	SYSCTL_PERIPH_CAN0,
SYSCTL_PERIPH_CAN1, SYSCTL_PERIPH_CAN2,	SYSCTL_PERIPH_COMP0,
SYSCTL_PERIPH_COMP1, SYSCTL_PERIPH_COMP2,	SYSCTL_PERIPH_CRC,
SYSCTL_PERIPH_EEPROMO, SYSCTL_PERIPH_EPI0,	SYSCTL_PERIPH_ETH,
SYSCTL_PERIPH_GPIOA, SYSCTL_PERIPH_GPIOB,	SYSCTL_PERIPH_GPIOC,
SYSCTL_PERIPH_GPIOD, SYSCTL_PERIPH_GPIOE,	SYSCTL_PERIPH_GPIOF,
SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOH,	SYSCTL_PERIPH_GPIOJ,
SYSCTL_PERIPH_GPIOK, SYSCTL_PERIPH_GPIOL,	SYSCTL_PERIPH_GPIOM,
SYSCTL_PERIPH_GPION, SYSCTL_PERIPH_GPIOP,	SYSCTL_PERIPH_GPIOQ,
SYSCTL_PERIPH_GPIOR, SYSCTL_PERIPH_GPIOS,	SYSCTL_PERIPH_GPIOT,
SYSCTL_PERIPH_HIBERNATE, SYSCTL_PERIPH_I2C0,	SYSCTL_PERIPH_I2C1,
SYSCTL_PERIPH_I2C2, SYSCTL_PERIPH_I2C3,	SYSCTL_PERIPH_I2C4,
SYSCTL_PERIPH_I2C5, SYSCTL_PERIPH_I2C6,	SYSCTL_PERIPH_I2C7,
SYSCTL_PERIPH_LCD, SYSCTL_PERIPH_ONEWIRE0,	SYSCTL_PERIPH_PWM0,
SYSCTL_PERIPH_PWM1, SYSCTL_PERIPH_QEI0,	SYSCTL_PERIPH_QEI1,
SYSCTL_PERIPH_SSI0, SYSCTL_PERIPH_SSI1,	SYSCTL_PERIPH_SSI2,
SYSCTL_PERIPH_SSI3, SYSCTL_PERIPH_TIMER0,	SYSCTL_PERIPH_TIMER1,
SYSCTL_PERIPH_TIMER2, SYSCTL_PERIPH_TIMER3,	SYSCTL_PERIPH_TIMER4,
SYSCTL_PERIPH_TIMER5, SYSCTL_PERIPH_UART0,	SYSCTL_PERIPH_UART1,
SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UDMA,	SYSCTL_PERIPH_USB0,
SYSCTL_PERIPH_WDOG0, or SYSCTL_PERIPH_WDOG1.	

#### Note:

The ability to power off a peripheral varies based on the Tiva part in use. Please consult the data sheet for the part you are using to determine if this feature is available.

Returns:

None.

# 27.2.1.25 ROM\_SysCtlPeripheralPresent

Determines if a peripheral is present.

## Prototype:

bool

```
ROM_SysCtlPeripheralPresent(uint32_t ui32Peripheral)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].
ROM_SysCtlPeripheralPresent is a function pointer located at ROM_SYSCTLTABLE[4].
```

## Parameters:

ui32Peripheral is the peripheral in question.

## **Description:**

This function determines if a particular peripheral is present in the device. Each member of the Tiva family has a different peripheral set; this function determines which peripherals are present on this device.

SYSCTL_PERIPH_TIMER4,SYSCTL_PERIPH_TIMER5,SYSCTL_PERIPH_UART0,SYSCTL_PERIPH_UART1,SYSCTL_PERIPH_UART2,SYSCTL_PERIPH_UART3,SYSCTL_PERIPH_UART4,SYSCTL_PERIPH_UART5,SYSCTL_PERIPH_UART6,SYSCTL_PERIPH_UART7,SYSCTL_PERIPH_UDMA,SYSCTL_PERIPH_USB0,SYSCTL_PERIPH_WDOG0,SYSCTL_PERIPH_WDOG1,SYSCTL_PERIPH_USB0,	SYSCTL_PERIPH_ADC0, SYSCTL_PERIPH_CAN1, SYSCTL_PERIPH_CAN1, SYSCTL_PERIPH_EEPRON SYSCTL_PERIPH_EEPRON SYSCTL_PERIPH_GPIOC, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_GPIOU, SYSCTL_PERIPH_GPIOU, SYSCTL_PERIPH_I2C0, SYSCTL_PERIPH_I2C0, SYSCTL_PERIPH_I2C6, SYSCTL_PERIPH_I2C6, SYSCTL_PERIPH_I2C6, SYSCTL_PERIPH_I2C6, SYSCTL_PERIPH_I2C6, SYSCTL_PERIPH_DLL, SYSCTL_PERIPH_PLL, SYSCTL_PERIPH_SSI0, SYSCTL_PERIPH_SSI3, SYSCTL_PERIPH_SSI3, SYSCTL_PERIPH_TIMER1	SYSCTL_PERIPH_ADC1, SYSCTL_PERIPH_CAN2, SYSCTL_PERIPH_CAN2, SYSCTL_PERIPH_COMP2, M0, SYSCTL_PERIPH_CPIOA, SYSCTL_PERIPH_GPIOA, SYSCTL_PERIPH_GPIOA, SYSCTL_PERIPH_GPIOK, SYSCTL_PERIPH_GPION, SYSCTL_PERIPH_GPIOR, SYSCTL_PERIPH_HIBERNATE, SYSCTL_PERIPH_HIBERNATE, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C4, SYSCTL_PERIPH_I2C4, SYSCTL_PERIPH_I2C4, SYSCTL_PERIPH_I2C4, SYSCTL_PERIPH_I2C4, SYSCTL_PERIPH_I2C4, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C2, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_RSI1, SYSCTL_PERIPH_TEMP, SYSCTL_PERIPH_TIMER2,	SYSCTL_PERIPH_I2C2, SYSCTL_PERIPH_I2C5, SYSCTL_PERIPH_I2S0, SYSCTL_PERIPH_LPC0, SYSCTL_PERIPH_PECI0, SYSCTL_PERIPH_PWM1, SYSCTL_PERIPH_RTS0, SYSCTL_PERIPH_RTS0, SYSCTL_PERIPH_SSI2, SYSCTL_PERIPH_TIMER0, SYSCTL_PERIPH_TIMER3,
SYSCTL_PERIPH_TIMER4,SYSCTL_PERIPH_TIMER5,SYSCTL_PERIPH_UART0,SYSCTL_PERIPH_UART1,SYSCTL_PERIPH_UART2,SYSCTL_PERIPH_UART3,SYSCTL_PERIPH_UART4,SYSCTL_PERIPH_UART5,SYSCTL_PERIPH_UART6,SYSCTL_PERIPH_UART7,SYSCTL_PERIPH_UDMA,SYSCTL_PERIPH_USB0,		′	
SYSCTL_PERIPH_UART1,SYSCTL_PERIPH_UART2,SYSCTL_PERIPH_UART3,SYSCTL_PERIPH_UART4,SYSCTL_PERIPH_UART5,SYSCTL_PERIPH_UART6,SYSCTL_PERIPH_UART7,SYSCTL_PERIPH_UDMA,SYSCTL_PERIPH_USB0,			
SYSCTL_PERIPH_UART4,SYSCTL_PERIPH_UART5,SYSCTL_PERIPH_UART6,SYSCTL_PERIPH_UART7,SYSCTL_PERIPH_UDMA,SYSCTL_PERIPH_USB0,		· · · · · · · · · · · · · · · · · · ·	
SYSCTL_PERIPH_UART7, SYSCTL_PERIPH_UDMA, SYSCTL_PERIPH_USB0,		·····	
	/		
		· · · · · · · · · · · · · · · · · · ·	0.0012_1 2 10000,

## **Returns:**

Returns true if the specified peripheral is present and false if it is not.

# 27.2.1.26 ROM\_SysCtlPeripheralReady

Determines if a peripheral is ready.

## Prototype:

bool

ROM\_SysCtlPeripheralReady(uint32\_t ui32Peripheral)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlPeripheralReady is a function pointer located at ROM\_SYSCTLTABLE[35].

#### **Parameters:**

ui32Peripheral is the peripheral in question.

#### **Description:**

This function determines if a particular peripheral is ready to be accessed. The peripheral may be in a non-ready state if it is not enabled, is being held in reset, or is in the process of becoming ready after being enabled or taken out of reset.

The <i>ui32Peripheral</i> parameter must <b>SYSCTL_PERIPH_ADC0</b> , <b>SYSCTL_F</b>	be only one PERIPH ADC1,	of the following values: SYSCTL PERIPH CANO,
	ERIPH_CAN2,	SYSCTL_PERIPH_COMP0,
	PERIPH_COMP2,	SYSCTL_PERIPH_CRC,
SYSCTL_PERIPH_EEPROM0, SYSCT	L_PERIPH_EPI0,	SYSCTL_PERIPH_ETH,
SYSCTL_PERIPH_GPIOA, SYSCTL_P	ERIPH_GPIOB,	SYSCTL_PERIPH_GPIOC,
	ERIPH_GPIOE,	SYSCTL_PERIPH_GPIOF,
	ERIPH_GPIOH,	SYSCTL_PERIPH_GPIOJ,
	ERIPH_GPIOL,	SYSCTL_PERIPH_GPIOM,
	ERIPH_GPIOP,	SYSCTL_PERIPH_GPIOQ,
	ERIPH_GPIOS,	SYSCTL_PERIPH_GPIOT,
	L_PERIPH_I2CO,	SYSCTL_PERIPH_I2C1,
	PERIPH_I2C3,	SYSCTL_PERIPH_I2C4,
	PERIPH_I2C6,	SYSCTL_PERIPH_I2C7,
	PH_ONEWIRE0,	SYSCTL_PERIPH_PWM0,
	PERIPH_QEI0,	SYSCTL_PERIPH_QEI1,
	PERIPH_SSI1,	SYSCTL_PERIPH_SSI2,
	RIPH_TIMER0, ERIPH_TIMER3,	SYSCTL_PERIPH_TIMER1, SYSCTL_PERIPH_TIMER4,
	PERIPH UARTO,	SYSCTL_PERIPH_UART1,
	PERIPH UDMA,	SYSCTL PERIPH USB0,
	ERIPH_WDOG1.	

### Note:

The ability to check for a peripheral being ready varies based on the Tiva part in use. Please consult the data sheet for the part you are using to determine if this feature is available.

#### **Returns:**

Returns true if the specified peripheral is ready and false if it is not.

# 27.2.1.27 ROM\_SysCtlPeripheralReset

Performs a software reset of a peripheral.

## Prototype:

```
void
ROM_SysCtlPeripheralReset(uint32_t ui32Peripheral)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlPeripheralReset is a function pointer located at ROM\_SYSCTLTABLE[5].

#### Parameters:

ui32Peripheral is the peripheral to reset.

#### **Description:**

This function performs a software reset of the specified peripheral. An individual peripheral reset signal is asserted for a brief period and then de-asserted, returning the internal state of the peripheral to its reset condition.

The <i>ui32Peripheral</i> parameter must		of the following values:
	PERIPH_ADC1,	SYSCTL_PERIPH_CAN0,
SYSCTL_PERIPH_CAN1, SYSCTL_F	PERIPH_CAN2,	SYSCTL_PERIPH_COMP0,
SYSCTL_PERIPH_COMP1, SYSCTL	_PERIPH_COMP2,	SYSCTL_PERIPH_CRC,
SYSCTL_PERIPH_EEPROM0, SYSC	TL_PERIPH_EPI0,	SYSCTL_PERIPH_ETH,
SYSCTL_PERIPH_GPIOA, SYSCTL_I	PERIPH_GPIOB,	SYSCTL_PERIPH_GPIOC,
SYSCTL_PERIPH_GPIOD, SYSCTL_	PERIPH_GPIOE,	SYSCTL_PERIPH_GPIOF,
SYSCTL_PERIPH_GPIOG, SYSCTL_	PERIPH_GPIOH,	SYSCTL_PERIPH_GPIOJ,
SYSCTL_PERIPH_GPIOK, SYSCTL_	PERIPH_GPIOL,	SYSCTL_PERIPH_GPIOM,
SYSCTL_PERIPH_GPION, SYSCTL_	PERIPH_GPIOP,	SYSCTL_PERIPH_GPIOQ,
SYSCTL_PERIPH_GPIOR, SYSCTL_	PERIPH_GPIOS,	SYSCTL_PERIPH_GPIOT,
SYSCTL_PERIPH_HIBERNATE, SYSC	TL_PERIPH_I2C0,	SYSCTL_PERIPH_I2C1,
SYSCTL_PERIPH_I2C2, SYSCTL	_PERIPH_I2C3,	SYSCTL_PERIPH_I2C4,
SYSCTL_PERIPH_I2C5, SYSCTL	_PERIPH_I2C6,	SYSCTL_PERIPH_I2C7,
SYSCTL_PERIPH_LCD, SYSCTL_PER	RIPH_ONEWIRE0,	SYSCTL_PERIPH_PWM0,
SYSCTL_PERIPH_PWM1, SYSCTL	_PERIPH_QEI0,	SYSCTL_PERIPH_QEI1,
SYSCTL_PERIPH_SSI0, SYSCTL	_PERIPH_SSI1,	SYSCTL_PERIPH_SSI2,
SYSCTL_PERIPH_SSI3, SYSCTL_PE	ERIPH_TIMER0,	SYSCTL_PERIPH_TIMER1,
SYSCTL_PERIPH_TIMER2, SYSCTL_F	PERIPH_TIMER3,	SYSCTL_PERIPH_TIMER4,
SYSCTL_PERIPH_TIMER5, SYSCTL_	PERIPH_UART0,	SYSCTL_PERIPH_UART1,
SYSCTL PERIPH UART2, SYSCTL	PERIPH UDMA,	SYSCTL PERIPH USB0,
	PERIPH_WDOG1.	/

## **Returns:**

None.

## 27.2.1.28 ROM\_SysCtlPeripheralSleepDisable

Disables a peripheral in sleep mode.

```
void
ROM_SysCtlPeripheralSleepDisable(uint32_t ui32Peripheral)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].

ROM_SYSCTLPeripheralSleepDisable is a function pointer located at

ROM_SYSCTLTABLE[9].
```

#### **Parameters:**

ui32Peripheral is the peripheral to disable in sleep mode.

#### **Description:**

This function causes a peripheral to stop operating when the processor goes into sleep mode. Disabling peripherals while in sleep mode helps to lower the current draw of the device. If enabled (via ROM\_SysCtlPeripheralEnable()), the peripheral automatically resumes operation when the processor leaves sleep mode, maintaining its entire state from before sleep mode was entered.

Sleep mode clocking of peripherals must be enabled via ROM\_SysCtlPeripheralClockGating(); if disabled, the peripheral sleep mode configuration is maintained but has no effect when sleep mode is entered.

The ui32Peripheral parame	ter must be only one	of the following values:
SYSCTL_PERIPH_ADC0,	SYSCTL_PERIPH_ADC1,	SYSCTL_PERIPH_CAN0,
SYSCTL_PERIPH_CAN1,	SYSCTL_PERIPH_CAN2,	SYSCTL_PERIPH_COMP0,
SYSCTL_PERIPH_COMP1,	SYSCTL_PERIPH_COMP2,	SYSCTL_PERIPH_CRC,
SYSCTL_PERIPH_EEPROM0,	SYSCTL_PERIPH_EPI0,	SYSCTL_PERIPH_ETH,
SYSCTL_PERIPH_GPIOA,	SYSCTL_PERIPH_GPIOB,	SYSCTL_PERIPH_GPIOC,
SYSCTL_PERIPH_GPIOD,	SYSCTL_PERIPH_GPIOE,	SYSCTL_PERIPH_GPIOF,
SYSCTL_PERIPH_GPIOG,	SYSCTL_PERIPH_GPIOH,	SYSCTL_PERIPH_GPIOJ,
SYSCTL_PERIPH_GPIOK,	SYSCTL_PERIPH_GPIOL,	SYSCTL_PERIPH_GPIOM,
SYSCTL_PERIPH_GPION,	SYSCTL_PERIPH_GPIOP,	SYSCTL_PERIPH_GPIOQ,
SYSCTL_PERIPH_GPIOR,	SYSCTL_PERIPH_GPIOS,	SYSCTL_PERIPH_GPIOT,
SYSCTL_PERIPH_HIBERNATI	E, SYSCTL_PERIPH_I2C0,	SYSCTL_PERIPH_I2C1,
SYSCTL_PERIPH_I2C2,	SYSCTL_PERIPH_I2C3,	SYSCTL_PERIPH_I2C4,
SYSCTL_PERIPH_I2C5,	SYSCTL_PERIPH_I2C6,	SYSCTL_PERIPH_I2C7,
SYSCTL_PERIPH_LCD, SY	SCTL_PERIPH_ONEWIRE0,	SYSCTL_PERIPH_PWM0,
SYSCTL_PERIPH_PWM1,	SYSCTL_PERIPH_QEI0,	SYSCTL_PERIPH_QEI1,
SYSCTL_PERIPH_SSI0,	SYSCTL_PERIPH_SSI1,	SYSCTL_PERIPH_SSI2,
SYSCTL_PERIPH_SSI3, S	SYSCTL_PERIPH_TIMER0,	SYSCTL_PERIPH_TIMER1,
SYSCTL_PERIPH_TIMER2,	SYSCTL_PERIPH_TIMER3,	SYSCTL_PERIPH_TIMER4,
SYSCTL_PERIPH_TIMER5,	SYSCTL_PERIPH_UART0,	SYSCTL_PERIPH_UART1,
SYSCTL_PERIPH_UART2,	SYSCTL_PERIPH_UDMA,	SYSCTL_PERIPH_USB0,
SYSCTL_PERIPH_WDOG0, or	SYSCTL_PERIPH_WDOG1.	

## **Returns:**

None.

# 27.2.1.29 ROM\_SysCtlPeripheralSleepEnable

Enables a peripheral in sleep mode.

```
void
ROM_SysCtlPeripheralSleepEnable(uint32_t ui32Peripheral)
```

### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].

ROM_SYSCTLPeripheralSleepEnable is a function pointer located at

ROM_SYSCTLTABLE[8].
```

#### Parameters:

ui32Peripheral is the peripheral to enable in sleep mode.

#### **Description:**

This function allows a peripheral to continue operating when the processor goes into sleep mode. Because the clocking configuration of the device does not change, any peripheral can safely continue operating while the processor is in sleep mode and can therefore wake the processor from sleep mode.

Sleep mode clocking of peripherals must be enabled via ROM\_SysCtlPeripheralClockGating(); if disabled, the peripheral sleep mode configuration is maintained but has no effect when sleep mode is entered.

The <i>ui32Peripheral</i> parameter <b>SYSCTL_PERIPH_ADC0</b> ,	er must be only one <b>SYSCTL PERIPH ADC1</b> ,	of the following values: <b>SYSCTL PERIPH CAN0</b> ,
	SYSCTL PERIPH CAN2,	SYSCTL PERIPH COMPO,
SYSCTL PERIPH COMP1,	SYSCTL PERIPH COMP2,	SYSCTL PERIPH CRC,
SYSCTL PERIPH EEPROMO,	SYSCTL PERIPH EPIO,	SYSCTL_PERIPH_ETH,
	SYSCTL_PERIPH_GPIOB,	SYSCTL_PERIPH_GPIOC,
SYSCTL_PERIPH_GPIOD,	SYSCTL_PERIPH_GPIOE,	SYSCTL_PERIPH_GPIOF,
SYSCTL_PERIPH_GPIOG,	SYSCTL_PERIPH_GPIOH,	SYSCTL_PERIPH_GPIOJ,
SYSCTL_PERIPH_GPIOK,	SYSCTL_PERIPH_GPIOL,	SYSCTL_PERIPH_GPIOM,
SYSCTL_PERIPH_GPION,	SYSCTL_PERIPH_GPIOP,	SYSCTL_PERIPH_GPIOQ,
SYSCTL_PERIPH_GPIOR,	SYSCTL_PERIPH_GPIOS,	SYSCTL_PERIPH_GPIOT,
SYSCTL_PERIPH_HIBERNATE	SYSCTL_PERIPH_I2C0,	SYSCTL_PERIPH_I2C1,
SYSCTL_PERIPH_I2C2,	SYSCTL_PERIPH_I2C3,	SYSCTL_PERIPH_I2C4,
SYSCTL_PERIPH_I2C5,	SYSCTL_PERIPH_I2C6,	SYSCTL_PERIPH_I2C7,
SYSCTL_PERIPH_LCD, SYS	CTL_PERIPH_ONEWIRE0,	SYSCTL_PERIPH_PWM0,
SYSCTL_PERIPH_PWM1,	SYSCTL_PERIPH_QEI0,	SYSCTL_PERIPH_QEI1,
SYSCTL_PERIPH_SSI0,	SYSCTL_PERIPH_SSI1,	SYSCTL_PERIPH_SSI2,
,	(SCTL_PERIPH_TIMER0,	SYSCTL_PERIPH_TIMER1,
	SYSCTL_PERIPH_TIMER3,	SYSCTL_PERIPH_TIMER4,
	SYSCTL_PERIPH_UARTO,	SYSCTL_PERIPH_UART1,
SYSCTL_PERIPH_UART2,	SYSCTL_PERIPH_UDMA,	SYSCTL_PERIPH_USB0,
SYSCTL_PERIPH_WDOG0, or S	SYSCTL_PERIPH_WDOG1.	

#### **Returns:**

None.

## 27.2.1.30 ROM SysCtlPIOSCCalibrate

Calibrates the precision internal oscillator.

```
uint32_t
ROM_SysCtlPIOSCCalibrate(uint32_t ui32Type)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlPIOSCCalibrate is a function pointer located at ROM\_SYSCTLTABLE[45].

#### Parameters:

*ui32Type* is the type of calibration to perform.

#### **Description:**

This function performs a calibration of the PIOSC. There are three types of calibration available; the desired calibration type as specified in *ui32Type* is one of:

- SYSCTL\_PIOSC\_CAL\_AUTO to perform automatic calibration using the 32-kHz clock from the hibernate module as a reference. This type is only possible on parts that have a hibernate module, and then only if it is enabled, a 32.768-kHz clock source is attached to the XOSC0/1 pins and the hibernate module's RTC is also enabled.
- SYSCTL\_PIOSC\_CAL\_FACT to reset the PIOSC calibration to the factory provided calibration.
- SYSCTL\_PIOSC\_CAL\_USER to set the PIOSC calibration to a user-supplied value. The value to be used is ORed into the lower 7-bits of this value, with 0x40 being the "nominal" value (in other words, if everything were perfect, 0x40 provides exactly 16 MHz). Values larger than 0x40 slow down PIOSC, and values smaller than 0x40 speed up PIOSC.

#### **Returns:**

Returns 1 if the calibration was successful and 0 if it failed.

## 27.2.1.31 ROM\_SysCtlReset

Resets the device.

#### Prototype:

```
void
ROM_SysCtlReset(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlReset is a function pointer located at ROM\_SYSCTLTABLE[19].

#### **Description:**

This function performs a software reset of the entire device. The processor and all peripherals are reset and all device registers are returned to their default values (with the exception of the reset cause register, which maintains its current value but has the software reset bit set as well).

#### **Returns:**

This function does not return.

# 27.2.1.32 ROM\_SysCtlResetBehaviorGet

Returns the current types of reset issued due to reset events.

## Prototype:

uint32\_t ROM\_SysCtlResetBehaviorGet(void)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlResetBehaviorGet is a function pointer located at ROM\_SYSCTLTABLE[52].

#### **Description:**

This function returns the types of resets issued when a configurable reset occurs. The value returned is a logical OR combination of the valid values that are described in the documentation for the *ui32Behavior* parameter of the ROM\_SysCtlResetBehaviorSet() function.

#### **Returns:**

The reset behaviors for all configurable resets.

# 27.2.1.33 ROM\_SysCtlResetBehaviorSet

Sets the type of reset issued due to certain reset events.

## Prototype:

void
ROM\_SysCtlResetBehaviorSet(uint32\_t ui32Behavior)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlResetBehaviorSet is a function pointer located at ROM\_SYSCTLTABLE[51].

## **Parameters:**

*ui32Behavior* specifies the types of resets for each of the configurable reset events.

## **Description:**

This function sets the types of reset issued when a configurable reset event occurs. The reset events that are configurable are: Watchdog 0 or 1, a brown out and the external RSTn pin. See the data sheet for more information on the differences between a full POR and a system reset. The valid actions are either a system reset or a full POR sequence. All reset behaviors can be configured with a single call using the logical OR of the values defined below. Any options that are not specifically set leaves the type of reset for that reset to its default behavior. Either POR or system reset can be selected for each reset cause.

Valid values are logical combinations of the following:

- SYSCTL\_ONRST\_WDOG0\_POR configures a Watchdog 0 reset to perform a full POR.
- SYSCTL\_ONRST\_WDOG0\_SYS configures a Watchdog 0 reset to perform a system reset.
- SYSCTL\_ONRST\_WDOG1\_POR configures a Watchdog 1 reset to perform a full POR.

- SYSCTL\_ONRST\_WDOG1\_SYS configures a Watchdog 1 reset to perform a system reset.
- SYSCTL\_ONRST\_BOR\_POR configures a brown-out reset to perform a full POR.
- SYSCTL\_ONRST\_BOR\_SYS configures a brown-out reset to perform a system reset.
- SYSCTL\_ONRST\_EXT\_POR configures an external pin reset to perform a full POR.
- SYSCTL\_ONRST\_EXT\_SYS configures an external pin reset to perform a system reset.

**Example:** Set Watchdog 0 reset to trigger a POR and a brown-out reset to trigger a system reset while leaving the remaining resets with their default behaviors.

SysCtlResetBehaviorSet(SYSCTL\_ONRST\_WDOG0\_POR | SYSCTL\_ONRST\_BOR\_SYS);

#### Returns:

None.

## 27.2.1.34 ROM\_SysCtlResetCauseClear

Clears reset reasons.

#### Prototype:

void

ROM\_SysCtlResetCauseClear(uint32\_t ui32Causes)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SYSCtlResetCauseClear is a function pointer located at ROM\_SYSCTLTABLE[22].

#### Parameters:

ui32Causes are the reset causes to be cleared; must be a logical OR of SYSCTL\_CAUSE\_HSRVREQ, SYSCTL\_CAUSE\_HIB, SYSCTL\_CAUSE\_LDO, SYSCTL\_CAUSE\_WDOG1, SYSCTL\_CAUSE\_SW, SYSCTL\_CAUSE\_WDOG0, SYSCTL\_CAUSE\_WDOG, SYSCTL\_CAUSE\_BOR, SYSCTL\_CAUSE\_POR or SYSCTL\_CAUSE\_EXT.

#### **Description:**

This function clears the specified sticky reset reasons. Once cleared, another reset for the same reason can be detected, and a reset for a different reason can be distinguished (instead of having two reset causes set). If the reset reason is used by an application, all reset causes should be cleared after they are retrieved with ROM\_SysCtlResetCauseGet().

#### **Returns:**

None.

## 27.2.1.35 ROM\_SysCtlResetCauseGet

Gets the reason for a reset.

#### Prototype:

```
uint32_t
ROM_SysCtlResetCauseGet(void)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlResetCauseGet is a function pointer located at ROM\_SYSCTLTABLE[21].

## **Description:**

This function returns the reason(s) for a reset. Because the reset reasons are sticky until either cleared by software or a power-on reset, multiple reset reasons may be returned if multiple resets have occurred. The reset reason is a logical OR of SYSCTL\_CAUSE\_LDO, SYSCTL\_CAUSE\_SW, SYSCTL\_CAUSE\_WDOG, SYSCTL\_CAUSE\_BOR, SYSCTL\_CAUSE\_POR, and/or SYSCTL\_CAUSE\_EXT.

#### Returns:

Returns the reason(s) for a reset.

## 27.2.1.36 ROM\_SysCtlSleep

Puts the processor into sleep mode.

#### Prototype:

```
void
ROM_SysCtlSleep(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SYSCtlSleep is a function pointer located at ROM\_SYSCTLTABLE[0].

## **Description:**

This function places the processor into sleep mode; it does not return until the processor returns to run mode. The peripherals that are enabled via ROM\_SysCtlPeripheralSleepEnable() continue to operate and can wake up the processor (if automatic clock gating is enabled with ROM\_SysCtlPeripheralClockGating(), otherwise all peripherals continue to operate).

## Returns:

None.

## 27.2.1.37 ROM\_SysCtlSRAMSizeGet

Gets the size of the SRAM.

#### Prototype:

```
uint32_t
ROM_SysCtlSRAMSizeGet(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlSRAMSizeGet is a function pointer located at ROM\_SYSCTLTABLE[1].

#### **Description:**

This function determines the size of the SRAM on the Tiva device.

### Returns:

The total number of bytes of SRAM.

# 27.2.1.38 ROM\_SysCtlVoltageEventClear

Clears the voltage event status.

## Prototype:

```
void
ROM_SysCtlVoltageEventClear(uint32_t ui32Status)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].
ROM_SysCtlVoltageEventClear is a function pointer located at ROM_SYSCTLTABLE[57].
```

## **Parameters:**

ui32Status is a bit mask of the voltage events to clear.

#### **Description:**

This function clears the current voltage events status for the values specified in the *ui32Status* parameter. The *ui32Status* value must be a logical OR of the following values:

- SYSCTL\_VESTAT\_VDDBOR a brown out event occurred on the VDD rail.
- SYSCTL\_VESTAT\_VDDABOR a brown out event occurred on the VDDA rail.
- SYSCTL\_VESTAT\_VDDCBOR a brown out event occurred on the VDDC rail.

Example: Clear the current voltage event status.

```
//
// Clear all the current voltage events.
//
SysCtlVoltageEventClear(SysCtlVoltageEventStatus());
```

#### Note:

The availability of voltage event status varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

## Returns:

None.

# 27.2.1.39 ROM\_SysCtlVoltageEventConfig

Configures the response to system voltage events.

#### Prototype:

```
endif void
ROM_SysCtlVoltageEventConfig(uint32_t ui32Config)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlVoltageEventConfig is a function pointer located at ROM\_SYSCTLTABLE[55].

#### Parameters:

ui32Config holds the configuration options for the voltage events.

#### **Description:**

This function configures the response to voltage related events. These events are triggered when the voltage rails drop below certain levels. The *ui32Config* parameter provides the configuration for the voltage events and is a combination of the **SYSCTL\_VEVENT\_**\* values.

The response to a brown out on the VDDA rail is set by using one of the following values:

- SYSCTL\_VEVENT\_VDDABO\_NONE There is no action taken on a VDDA brown out.
- SYSCTL\_VEVENT\_VDDABO\_INT A system interrupt is generated when a VDDA brown out occurs.
- SYSCTL\_VEVENT\_VDDABO\_NMI A NMI is generated when a VDDA brown out occurs.
- SYSCTL\_VEVENT\_VDDABO\_RST A reset is generated when a VDDA brown out occurs. The type of reset that is generated is controller by the SYSCTL\_ONRST\_BOR\_\* setting passed into the ROM\_SysCtlResetBehaviorSet() function.

The response to a brown out on the VDD rail is set by using one of the following values:

- SYSCTL\_VEVENT\_VDDBO\_NONE There is no action taken on a VDD brown out.
- SYSCTL\_VEVENT\_VDDBO\_INT A system interrupt is generated when a VDD brown out occurs.
- SYSCTL\_VEVENT\_VDDBO\_NMI A NMI is generated when a VDD brown out occurs.
- SYSCTL\_VEVENT\_VDDBO\_RST A reset is generated when a VDD brown out occurs. The type of reset that is generated is controller by the SYSCTL\_ONRST\_BOR\_\* setting passed into the ROM\_SysCtlResetBehaviorSet() function.

**Example:** Configure the voltage events to trigger an interrupt on a VDDA brown out, a NMI or a VDDC brown out and a reset on a VDD brown out.

#### Returns:

None.

## 27.2.1.40 ROM\_SysCtlVoltageEventStatus

Returns the voltage event status.

```
uint32_t
ROM_SysCtlVoltageEventStatus(void)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].

ROM_SYSCTLVoltageEventStatus is a function pointer located at

ROM_SYSCTLTABLE[56].
```

#### **Description:**

This function returns the voltage event status for the system controller. The value returned is a logical OR of the following values:

- SYSCTL\_VESTAT\_VDDBOR a brown out event occurred on the VDD rail.
- SYSCTL\_VESTAT\_VDDABOR a brown out event occurred on the VDDA rail.

The values returned from this function can be passed to the ROM\_SysCtlVoltageEventClear() to clear the current voltage event status. Because voltage events are not cleared due to a reset, the voltage event status must be cleared by calling ROM\_SysCtlVoltageEventClear().

Example: Clear the current voltage event status.

```
uint32_t ui32VoltageEvents;
//
// Read the current voltage event status.
//
ui32VoltageEvents = ROM_SysCtlVoltageEventStatus();
//
// Clear all the current voltage events.
//
SysCtlVoltageEventClear(ui32VoltageEvents);
```

## **Returns:**

The current voltage event status.

#### Note:

The availability of voltage events varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.

# 28 System Exception Module

Introduction
API Functions

# 28.1 Introduction

The system exception module driver provides methods for manipulating the behavior of the system exception module that handles system-level Cortex-M4 FPU exceptions. The exceptions are underflow, overflow, divide by zero, invalid operation, input denormal, and inexact exception. The application can optionally choose to enable one or more of these interrupts and use the interrupt handler to decide upon a course of action to be taken in each case. All the interrupt events are ORed together before being sent to the interrupt controller, so the System Exception module can only generate a single interrupt request to the controller at any given time.

# 28.2 API Functions

# **Functions**

- void ROM\_SysExcIntClear (uint32\_t ui32IntFlags)
- void ROM\_SysExcIntDisable (uint32\_t ui32IntFlags)
- void ROM\_SysExcIntEnable (uint32\_t ui32IntFlags)
- uint32\_t ROM\_SysExcIntStatus (bool bMasked)

# 28.2.1 Function Documentation

# 28.2.1.1 ROM\_SysExcIntClear

Clears system exception interrupt sources.

## Prototype:

```
void
ROM_SysExcIntClear(uint32_t ui32IntFlags)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSEXCTABLE is an array of pointers located at ROM\_APITABLE[30]. ROM\_SysExcIntClear is a function pointer located at ROM\_SYSEXCTABLE[1].

## Parameters:

ui32IntFlags is a bit mask of the interrupt sources to be cleared.

## Description:

This function clears the specified system exception interrupt sources, so that they no longer assert. This function must be called in the interrupt handler to keep the interrupt from being recognized again immediately upon exit.

The ui32IntFlags parameter is the logical OR of any of the following:

- SYSEXC\_INT\_FP\_IXC Floating-point inexact exception interrupt
- SYSEXC\_INT\_FP\_OFC Floating-point overflow exception interrupt
- SYSEXC\_INT\_FP\_UFC Floating-point underflow exception interrupt
- SYSEXC\_INT\_FP\_IOC Floating-point invalid operation interrupt
- SYSEXC INT FP DZC Floating-point divide by zero exception interrupt
- SYSEXC\_INT\_FP\_IDC Floating-point input denormal exception interrupt

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### Returns:

None.

# 28.2.1.2 ROM\_SysExcIntDisable

Disables individual system exception interrupt sources.

## Prototype:

```
void
ROM_SysExcIntDisable(uint32_t ui32IntFlags)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSEXCTABLE is an array of pointers located at ROM\_APITABLE[30]. ROM\_SySExcIntDisable is a function pointer located at ROM\_SYSEXCTABLE[2].

## Parameters:

ui32IntFlags is the bit mask of the interrupt sources to be disabled.

## **Description:**

This function disables the indicated system exception interrupt sources. Only sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter is the logical OR of any of the following:

- SYSEXC\_INT\_FP\_IXC Floating-point inexact exception interrupt
- SYSEXC\_INT\_FP\_OFC Floating-point overflow exception interrupt
- SYSEXC\_INT\_FP\_UFC Floating-point underflow exception interrupt
- SYSEXC\_INT\_FP\_IOC Floating-point invalid operation interrupt
- SYSEXC\_INT\_FP\_DZC Floating-point divide by zero exception interrupt
- SYSEXC INT FP IDC Floating-point input denormal exception interrupt

## **Returns:**

None.

# 28.2.1.3 ROM\_SysExcIntEnable

Enables individual system exception interrupt sources.

## Prototype:

```
void
ROM_SysExcIntEnable(uint32_t ui32IntFlags)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSEXCTABLE is an array of pointers located at ROM\_APITABLE[30]. ROM\_SySExcIntEnable is a function pointer located at ROM\_SYSEXCTABLE[3].

## Parameters:

ui32IntFlags is the bit mask of the interrupt sources to be enabled.

## **Description:**

This function enables the indicated system exception interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The ui32IntFlags parameter is the logical OR of any of the following:

- SYSEXC\_INT\_FP\_IXC Floating-point inexact exception interrupt
- SYSEXC\_INT\_FP\_OFC Floating-point overflow exception interrupt
- SYSEXC INT FP UFC Floating-point underflow exception interrupt
- SYSEXC\_INT\_FP\_IOC Floating-point invalid operation interrupt
- SYSEXC\_INT\_FP\_DZC Floating-point divide by zero exception interrupt
- SYSEXC\_INT\_FP\_IDC Floating-point input denormal exception interrupt

## **Returns:**

None.

# 28.2.1.4 ROM\_SysExcIntStatus

Gets the current system exception interrupt status.

## Prototype:

uint32\_t
ROM\_SysExcIntStatus(bool bMasked)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSEXCTABLE is an array of pointers located at ROM\_APITABLE[30]. ROM\_SYSExcIntStatus is a function pointer located at ROM\_SYSEXCTABLE[0].

## Parameters:

**bMasked** is **false** if the raw interrupt status is required and **true** if the masked interrupt status is required.

## Description:

This function returns the system exception interrupt status. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

## Returns:

Returns the current system exception interrupt status, enumerated as the logical OR of SYSEXC\_INT\_FP\_IXC, SYSEXC\_INT\_FP\_OFC, SYSEXC\_INT\_FP\_UFC, SY-SEXC\_INT\_FP\_IOC, SYSEXC\_INT\_FP\_DZC, and SYSEXC\_INT\_FP\_IDC.

# 29 System Tick (SysTick)

Introduction	 	 	 	
Functions	 	 	 	

# 29.1 Introduction

SysTick is a simple timer that is part of the NVIC controller in the Cortex-M microprocessor. Its intended purpose is to provide a periodic interrupt for an RTOS, but it can be used for other simple timing purposes.

The SysTick interrupt handler does not need to clear the SysTick interrupt source as it is cleared automatically by the NVIC when the SysTick interrupt handler is called.

# 29.2 Functions

# **Functions**

- void ROM\_SysTickDisable (void)
- void ROM\_SysTickEnable (void)
- void ROM\_SysTickIntDisable (void)
- void ROM\_SysTickIntEnable (void)
- uint32\_t ROM\_SysTickPeriodGet (void)
- void ROM\_SysTickPeriodSet (uint32\_t ui32Period)
- uint32\_t ROM\_SysTickValueGet (void)

# 29.2.1 Function Documentation

## 29.2.1.1 ROM\_SysTickDisable

Disables the SysTick counter.

## Prototype:

```
void
ROM_SysTickDisable(void)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickDisable is a function pointer located at ROM\_SYSTICKTABLE[2].

## **Description:**

This function stops the SysTick counter. If an interrupt handler has been registered, it is not called until SysTick is restarted.

Returns: None.

# 29.2.1.2 ROM\_SysTickEnable

Enables the SysTick counter.

## Prototype:

```
void
ROM_SysTickEnable(void)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickEnable is a function pointer located at ROM\_SYSTICKTABLE[1].

#### **Description:**

This function starts the SysTick counter. If an interrupt handler has been registered, it is called when the SysTick counter rolls over.

#### Note:

Calling this function causes the SysTick counter to (re)commence counting from its current value. The counter is not automatically reloaded with the period as specified in a previous call to ROM\_SysTickPeriodSet(). If an immediate reload is required, the NVIC\_ST\_CURRENT register must be written to force the reload. Any write to this register clears the SysTick counter to 0 and causes a reload with the supplied period on the next clock.

#### **Returns:**

None.

## 29.2.1.3 ROM\_SysTickIntDisable

Disables the SysTick interrupt.

#### Prototype:

```
void
ROM_SysTickIntDisable(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickIntDisable is a function pointer located at ROM\_SYSTICKTABLE[4].

#### **Description:**

This function disables the SysTick interrupt, preventing it from being reflected to the processor.

#### Returns:

None.

## 29.2.1.4 ROM\_SysTickIntEnable

Enables the SysTick interrupt.

#### Prototype:

void
ROM\_SysTickIntEnable(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickIntEnable is a function pointer located at ROM\_SYSTICKTABLE[3].

#### **Description:**

This function enables the SysTick interrupt, allowing it to be reflected to the processor.

#### Note:

The SysTick interrupt handler is not required to clear the SysTick interrupt source because it is cleared automatically by the NVIC when the interrupt handler is called.

#### **Returns:**

None.

## 29.2.1.5 ROM\_SysTickPeriodGet

Gets the period of the SysTick counter.

#### Prototype:

```
uint32_t
ROM_SysTickPeriodGet(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickPeriodGet is a function pointer located at ROM\_SYSTICKTABLE[6].

#### **Description:**

This function returns the rate at which the SysTick counter wraps, which equates to the number of processor clocks between interrupts.

#### Returns:

Returns the period of the SysTick counter.

## 29.2.1.6 ROM\_SysTickPeriodSet

Sets the period of the SysTick counter.

## Prototype:

```
void
ROM_SysTickPeriodSet(uint32_t ui32Period)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickPeriodSet is a function pointer located at ROM\_SYSTICKTABLE[5].

## Parameters:

*ui32Period* is the number of clock ticks in each period of the SysTick counter and must be between 1 and 16,777,216, inclusive.

## **Description:**

This function sets the rate at which the SysTick counter wraps, which equates to the number of processor clocks between interrupts.

## Note:

Calling this function does not cause the SysTick counter to reload immediately. If an immediate reload is required, the **NVIC\_ST\_CURRENT** register must be written. Any write to this register clears the SysTick counter to 0 and causes a reload with the *ui32Period* supplied here on the next clock after SysTick is enabled.

## **Returns:**

None.

# 29.2.1.7 ROM\_SysTickValueGet

Gets the current value of the SysTick counter.

## Prototype:

```
uint32_t
ROM_SysTickValueGet(void)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickValueGet is a function pointer located at ROM\_SYSTICKTABLE[0].

## **Description:**

This function returns the current value of the SysTick counter, which is a value between the period - 1 and zero, inclusive.

## **Returns:**

Returns the current value of the SysTick counter.

# 30 Timer

ntroduction	499
Functions	500

# 30.1 Introduction

The timer API provides a set of functions for using the timer module. Functions are provided to configure and control the timer, modify timer/counter values, and manage timer interrupt handling.

The timer module provides two half-width timers/counters that can be configured to operate independently as timers or event counters or to operate as a combined full-width timer or Real Time Clock (RTC). The timers provide 16-bit half-width timers and a 32-bit full-width timer. For the purpose of this API, the two half-width timers provided by a timer module are referred to as TimerA and TimerB, and the full-width timer is referred to as TimerA.

When configured as either a full-width or half-width timer, a timer can be set up to run as a one-shot timer or a continuous timer. If configured in one-shot mode, the timer ceases counting when it reaches zero when counting down or the load value when counting up. If configured in continuous mode, the timer counts to zero (counting down) or the load value (counting up), then reloads and continues counting. When configured as a full-width timer, the timer can also be configured to operate as an RTC. In this mode, the timer expects to be driven by a 32.768 KHz external clock, which is divided down to produce 1 second clock ticks.

When in half-width mode, the timer can also be configured for event capture or as a Pulse Width Modulation (PWM) generator. When configured for event capture, the timer acts as a counter. It can be configured to either count the time between events or the events themselves. The type of event being counted can be configured as a positive edge, a negative edge, or both edges. When a timer is configured as a PWM generator, the input signal used to capture events becomes an output signal, and the timer drives an edge-aligned pulse onto that signal.

The timer module also provides the ability to control other functional parameters, such as output inversion, output triggers, and timer behavior during stalls.

Control is also provided over interrupt sources and events. Interrupts can be generated to indicate that an event has been captured, or that a certain number of events have been captured. Interrupts can also be generated when the timer has counted down to zero or when the timer matches a certain value.

The counters from multiple timer modules can be synchronized. Synchronized counters are useful in PWM and edge time capture modes. In PWM mode, the PWM outputs from multiple timers can be in lock-step by having the same load value and synchronizing the counters (meaning that the counters always have the same value). Similarly, by using the same load value and synchronized counters in edge time capture mode, the absolute time between two input edges can be easily measured.

# 30.2 Functions

# **Functions**

- uint32\_t ROM\_TimerADCEventGet (uint32\_t ui32Base)
- void ROM\_TimerADCEventSet (uint32\_t ui32Base, uint32\_t ui32ADCEvent)
- uint32\_t ROM\_TimerClockSourceGet (uint32\_t ui32Base)
- void ROM\_TimerClockSourceSet (uint32\_t ui32Base, uint32\_t ui32Source)
- void ROM\_TimerConfigure (uint32\_t ui32Base, uint32\_t ui32Config)
- void ROM\_TimerControlEvent (uint32\_t ui32Base, uint32\_t ui32Timer, uint32\_t ui32Event)
- void ROM\_TimerControlLevel (uint32\_t ui32Base, uint32\_t ui32Timer, bool bInvert)
- void ROM\_TimerControlStall (uint32\_t ui32Base, uint32\_t ui32Timer, bool bStall)
- void ROM\_TimerControlTrigger (uint32\_t ui32Base, uint32\_t ui32Timer, bool bEnable)
- void ROM\_TimerControlWaitOnTrigger (uint32\_t ui32Base, uint32\_t ui32Timer, bool bWait)
- void ROM\_TimerDisable (uint32\_t ui32Base, uint32\_t ui32Timer)
- uint32\_t ROM\_TimerDMAEventGet (uint32\_t ui32Base)
- void ROM\_TimerDMAEventSet (uint32\_t ui32Base, uint32\_t ui32DMAEvent)
- void ROM\_TimerEnable (uint32\_t ui32Base, uint32\_t ui32Timer)
- void ROM\_TimerIntClear (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_TimerIntDisable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_TimerIntEnable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- uint32\_t ROM\_TimerIntStatus (uint32\_t ui32Base, bool bMasked)
- uint32\_t ROM\_TimerLoadGet (uint32\_t ui32Base, uint32\_t ui32Timer)
- void ROM\_TimerLoadSet (uint32\_t ui32Base, uint32\_t ui32Timer, uint32\_t ui32Value)
- uint32\_t ROM\_TimerMatchGet (uint32\_t ui32Base, uint32\_t ui32Timer)
- void ROM\_TimerMatchSet (uint32\_t ui32Base, uint32\_t ui32Timer, uint32\_t ui32Value)
- uint32\_t ROM\_TimerPrescaleGet (uint32\_t ui32Base, uint32\_t ui32Timer)
- uint32\_t ROM\_TimerPrescaleMatchGet (uint32\_t ui32Base, uint32\_t ui32Timer)
- void ROM\_TimerPrescaleMatchSet (uint32\_t ui32Base, uint32\_t ui32Timer, uint32\_t ui32Value)
- void ROM\_TimerPrescaleSet (uint32\_t ui32Base, uint32\_t ui32Timer, uint32\_t ui32Value)
- void ROM\_TimerRTCDisable (uint32\_t ui32Base)
- void ROM\_TimerRTCEnable (uint32\_t ui32Base)
- void ROM\_TimerSynchronize (uint32\_t ui32Base, uint32\_t ui32Timers)
- uint32\_t ROM\_TimerValueGet (uint32\_t ui32Base, uint32\_t ui32Timer)

# 30.2.1 Function Documentation

# 30.2.1.1 ROM\_TimerADCEventGet

Returns the events that can cause an ADC trigger event.

# Prototype:

```
uint32_t
ROM_TimerADCEventGet(uint32_t ui32Base)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerADCEventGet is a function pointer located at ROM\_TIMERTABLE[30].

## Parameters:

ui32Base is the base address of the timer module.

#### **Description:**

This function returns the timer events that can cause an ADC trigger event. The ADC trigger events are the logical OR of any of the following values:

- TIMER\_ADC\_MODEMATCH\_B The mode match ADC trigger for timer B is enabled.
- **TIMER\_ADC\_CAPEVENT\_B** The capture event ADC trigger for timer B is enabled.
- **TIMER\_ADC\_CAPMATCH\_B** The capture match ADC trigger for timer B is enabled.
- TIMER\_ADC\_TIMEOUT\_B The timeout ADC trigger for timer B is enabled.
- TIMER\_ADC\_MODEMATCH\_A The mode match ADC trigger for timer A is enabled.
- TIMER\_ADC\_RTC\_A The RTC ADC trigger for timer A is enabled.
- **TIMER\_ADC\_CAPEVENT\_A** The capture event ADC trigger for timer A is enabled.
- **TIMER ADC CAPMATCH A** The capture match ADC trigger for timer A is enabled.
- TIMER\_ADC\_TIMEOUT\_A The timeout ADC trigger for timer A is enabled.

#### **Returns:**

The timer events that trigger the ADC.

## 30.2.1.2 ROM\_TimerADCEventSet

Enables the events that can cause an ADC trigger event.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerADCEventSet is a function pointer located at ROM\_TIMERTABLE[31].

#### Parameters:

*ui32Base* is the base address of the timer module. *ui32ADCEvent* is a bit mask of the events that can cause an ADC trigger event.

#### **Description:**

This function enables the timer events that can cause an ADC trigger event. The ADC trigger events are specified in the *ui32ADCEvent* parameter by passing in the logical OR of any of the following values:

- TIMER\_ADC\_MODEMATCH\_B Enables the mode match ADC trigger for timer B.
- **TIMER\_ADC\_CAPEVENT\_B** Enables the capture event ADC trigger for timer B.
- TIMER\_ADC\_CAPMATCH\_B Enables the capture match ADC trigger for timer B.

- TIMER\_ADC\_TIMEOUT\_B Enables the timeout ADC trigger for timer B.
- TIMER\_ADC\_MODEMATCH\_A Enables the mode match ADC trigger for timer A.
- **TIMER\_ADC\_RTC\_A** Enables the RTC ADC trigger for timer A.
- TIMER\_ADC\_CAPEVENT\_A Enables the capture event ADC trigger for timer A.
- **TIMER\_ADC\_CAPMATCH\_A** Enables the capture match ADC trigger for timer A.
- TIMER\_ADC\_TIMEOUT\_A Enables the timeout ADC trigger for timer A.

#### **Returns:**

None.

## 30.2.1.3 ROM\_TimerClockSourceGet

Returns the clock source for the specified timer module.

## Prototype:

```
uint32_t
ROM_TimerClockSourceGet(uint32_t ui32Base)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerClockSourceGet is a function pointer located at ROM\_TIMERTABLE[28].

#### **Parameters:**

ui32Base is the base address of the timer module.

#### **Description:**

This function returns the clock source for the specified timer module. The possible clock sources are the system clock (**TIMER\_CLOCK\_SYSTEM**) or the precision internal oscillator (**TIMER\_CLOCK\_PIOSC**).

#### **Returns:**

Returns either TIMER\_CLOCK\_SYSTEM or TIMER\_CLOCK\_PIOSC.

# 30.2.1.4 ROM\_TimerClockSourceSet

Sets the clock source for the specified timer module.

## Prototype:

```
void
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_TIMERTABLE is an array of pointers located at ROM_APITABLE[11].
ROM_TimerClockSourceSet is a function pointer located at ROM_TIMERTABLE[29].
```

#### Parameters:

ui32Base is the base address of the timer module.

ui32Source is the clock source for the timer module.

## **Description:**

This function sets the clock source for both timer A and timer B for the given timer module. The possible clock sources are the system clock (**TIMER\_CLOCK\_SYSTEM**) or the precision internal oscillator (**TIMER\_CLOCK\_PIOSC**).

## Returns:

None.

# 30.2.1.5 ROM\_TimerConfigure

Configures the timer(s).

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerConfigure is a function pointer located at ROM\_TIMERTABLE[3].

#### Parameters:

*ui32Base* is the base address of the timer module. *ui32Config* is the configuration for the timer.

## **Description:**

This function configures the operating mode of the timer(s). The timer module is disabled before being configured and is left in the disabled state. The timer can be configured to be a single full-width timer by using the **TIMER\_CFG\_**\* values or a pair of half-width timers using the **TIMER\_CFG\_A**\* and **TIMER\_CFG\_B**\* values passed in the *ui32Config* parameter.

The configuration is specified in *ui32Config* as one of the following values:

- TIMER\_CFG\_ONE\_SHOT Full-width one-shot timer
- TIMER\_CFG\_ONE\_SHOT\_UP Full-width one-shot timer that counts up instead of down (not available on all parts)
- TIMER\_CFG\_PERIODIC Full-width periodic timer
- TIMER\_CFG\_PERIODIC\_UP Full-width periodic timer that counts up instead of down (not available on all parts)
- TIMER\_CFG\_RTC Full-width real time clock timer
- **TIMER\_CFG\_SPLIT\_PAIR** Two half-width timers

When configured for a pair of half-width timers, each timer is separately configured. The first timer is configured by setting *ui32Config* to the result of a logical OR operation between one of the following values and *ui32Config*:

- TIMER\_CFG\_A\_ONE\_SHOT Half-width one-shot timer
- TIMER\_CFG\_A\_ONE\_SHOT\_UP Half-width one-shot timer that counts up instead of down (not available on all parts)

- **TIMER\_CFG\_A\_PERIODIC** Half-width periodic timer
- TIMER\_CFG\_A\_PERIODIC\_UP Half-width periodic timer that counts up instead of down (not available on all parts)
- TIMER\_CFG\_A\_CAP\_COUNT Half-width edge count capture
- TIMER\_CFG\_A\_CAP\_COUNT\_UP Half-width edge count capture that counts up instead of down (not available on all parts)
- TIMER\_CFG\_A\_CAP\_TIME Half-width edge time capture
- TIMER\_CFG\_A\_CAP\_TIME\_UP Half-width edge time capture that counts up instead of down (not available on all parts)
- TIMER\_CFG\_A\_PWM Half-width PWM output

One of the following can be combined with the **TIMER\_CFG\_**\* values to enable an action on timer A:

- TIMER\_CFG\_A\_ACT\_TOINTD masks the timeout interrupt of timer A.
- TIMER\_CFG\_A\_ACT\_NONE no additional action on timeout of timer A.
- TIMER\_CFG\_A\_ACT\_TOGGLE toggle CCP on timeout of timer A.
- TIMER\_CFG\_A\_ACT\_SETTO set CCP on timeout of timer A.
- TIMER\_CFG\_A\_ACT\_CLRTO clear CCP on timeout of timer A.
- TIMER\_CFG\_A\_ACT\_SETTOGTO set CCP immediately and then toggle it on timeout of timer A.
- TIMER\_CFG\_A\_ACT\_CLRTOGTO clear CCP immediately and then toggle it on timeout of timer A.
- TIMER\_CFG\_A\_ACT\_SETCLRTO set CCP immediately and then clear it on timeout of timer A.
- TIMER\_CFG\_A\_ACT\_CLRSETTO clear CCP immediately and then set it on timeout of timer A.

One of the following can be combined with the **TIMER\_CFG\_**\* values to enable an action on timer B:

- TIMER\_CFG\_B\_ACT\_TOINTD masks the timeout interrupt of timer B.
- TIMER\_CFG\_B\_ACT\_NONE no additional action on timeout of timer B.
- TIMER\_CFG\_B\_ACT\_TOGGLE toggle CCP on timeout of timer B.
- **TIMER\_CFG\_B\_ACT\_SETTO** set CCP on timeout of timer B.
- TIMER\_CFG\_B\_ACT\_CLRTO clear CCP on timeout of timer B.
- TIMER\_CFG\_B\_ACT\_SETTOGTO set CCP immediately and then toggle it on timeout of timer B.
- TIMER\_CFG\_B\_ACT\_CLRTOGTO clear CCP immediately and then toggle it on timeout of timer B.
- TIMER\_CFG\_B\_ACT\_SETCLRTO set CCP immediately and then clear it on timeout of timer B.
- TIMER\_CFG\_B\_ACT\_CLRSETTO clear CCP immediately and then set it on timeout of timer B.

Similarly, the second timer is configured by setting *ui32Config* to the result of a logical OR operation between one of the corresponding **TIMER\_CFG\_B\_**\* values and *ui32Config*.

## **Returns:**

None.

## 30.2.1.6 ROM\_TimerControlEvent

Controls the event type.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerControlEvent is a function pointer located at ROM\_TIMERTABLE[6].

#### Parameters:

ui32Base is the base address of the timer module.

- *ui32Timer* specifies the timer(s) to be adjusted; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH.
- *ui32Event* specifies the type of event; must be one of TIMER\_EVENT\_POS\_EDGE, TIMER\_EVENT\_NEG\_EDGE, or TIMER\_EVENT\_BOTH\_EDGES.

#### **Description:**

This function configures the signal edge(s) that triggers the timer when in capture mode.

#### **Returns:**

None.

## 30.2.1.7 ROM\_TimerControlLevel

Controls the output level.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerControlLevel is a function pointer located at ROM\_TIMERTABLE[4].

#### **Parameters:**

ui32Base is the base address of the timer module.

*ui32Timer* specifies the timer(s) to adjust; must be one of **TIMER\_A**, **TIMER\_B**, or **TIMER\_BOTH**.

*blnvert* specifies the output level.

#### **Description:**

This function configures the PWM output level for the specified timer. If the *bInvert* parameter is **true**, then the timer's output is made active low; otherwise, it is made active high.

Returns: None.

## 30.2.1.8 ROM\_TimerControlStall

Controls the stall handling.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerControlStall is a function pointer located at ROM\_TIMERTABLE[7].

#### Parameters:

ui32Base is the base address of the timer module.

*ui32Timer* specifies the timer(s) to be adjusted; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH.

**bStall** specifies the response to a stall signal.

#### **Description:**

This function controls the stall response for the specified timer. If the *bStall* parameter is **true**, then the timer stops counting if the processor enters debug mode; otherwise the timer keeps running while in debug mode.

#### **Returns:**

None.

## 30.2.1.9 ROM\_TimerControlTrigger

Enables or disables the ADC trigger output.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerControlTrigger is a function pointer located at ROM\_TIMERTABLE[5].

#### Parameters:

ui32Base is the base address of the timer module.

*ui32Timer* specifies the timer to adjust; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH.

**bEnable** specifies the desired ADC trigger state.

#### **Description:**

This function controls the ADC trigger output for the specified timer. If the *bEnable* parameter is **true**, then the timer's ADC output trigger is enabled; otherwise it is disabled.

#### **Returns:**

None.

## 30.2.1.10 ROM\_TimerControlWaitOnTrigger

Controls the wait on trigger handling.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerControlWaitOnTrigger is a function pointer located at ROM\_TIMERTABLE[22].

#### **Parameters:**

ui32Base is the base address of the timer module.

*ui32Timer* specifies the timer(s) to be adjusted; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH.

**bWait** specifies if the timer should wait for a trigger input.

#### **Description:**

This function controls whether or not a timer waits for a trigger input to start counting. When enabled, the previous timer in the trigger chain must count to its timeout in order for this timer to start counting. Refer to the part's data sheet for a description of the trigger chain.

#### Note:

This function should not be used for Timer 0A.

#### **Returns:**

None.

## 30.2.1.11 ROM\_TimerDisable

Disables the timer(s).

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerDisable is a function pointer located at ROM\_TIMERTABLE[2].

## Parameters:

ui32Base is the base address of the timer module.

*ui32Timer* specifies the timer(s) to disable; must be one of **TIMER\_A**, **TIMER\_B**, or **TIMER\_BOTH**.

#### **Description:**

This function disables operation of the timer module.

#### **Returns:**

None.

## 30.2.1.12 ROM\_TimerDMAEventGet

Returns the events that can trigger a DMA request.

#### Prototype:

```
uint32_t
ROM_TimerDMAEventGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerDMAEventGet is a function pointer located at ROM\_TIMERTABLE[32].

#### Parameters:

ui32Base is the base address of the timer module.

#### **Description:**

This function returns the timer events that can trigger the start of a DMA sequence. The DMA trigger events are the logical OR of the following values:

- TIMER\_DMA\_MODEMATCH\_B Enables the mode match DMA trigger for timer B.
- TIMER\_DMA\_CAPEVENT\_B Enables the capture event DMA trigger for timer B.
- **TIMER\_DMA\_CAPMATCH\_B** Enables the capture match DMA trigger for timer B.
- **TIMER\_DMA\_TIMEOUT\_B** Enables the timeout DMA trigger for timer B.
- TIMER\_DMA\_MODEMATCH\_A Enables the mode match DMA trigger for timer A.
- **TIMER\_DMA\_RTC\_A** Enables the RTC DMA trigger for timer A.
- TIMER\_DMA\_CAPEVENT\_A Enables the capture event DMA trigger for timer A.
- **TIMER\_DMA\_CAPMATCH\_A** Enables the capture match DMA trigger for timer A.
- TIMER\_DMA\_TIMEOUT\_A Enables the timeout DMA trigger for timer A.

#### **Returns:**

The timer events that trigger the uDMA.

## 30.2.1.13 ROM\_TimerDMAEventSet

Enables the events that can trigger a DMA request.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerDMAEventSet is a function pointer located at ROM\_TIMERTABLE[33].

#### Parameters:

*ui32Base* is the base address of the timer module. *ui32DMAEvent* is a bit mask of the events that can trigger DMA.

#### **Description:**

This function enables the timer events that can trigger the start of a DMA sequence. The DMA trigger events are specified in the *ui32DMAEvent* parameter by passing in the logical OR of the following values:

- TIMER\_DMA\_MODEMATCH\_B The mode match DMA trigger for timer B is enabled.
- TIMER\_DMA\_CAPEVENT\_B The capture event DMA trigger for timer B is enabled.
- TIMER\_DMA\_CAPMATCH\_B The capture match DMA trigger for timer B is enabled.
- TIMER\_DMA\_TIMEOUT\_B The timeout DMA trigger for timer B is enabled.
- TIMER\_DMA\_MODEMATCH\_A The mode match DMA trigger for timer A is enabled.
- TIMER\_DMA\_RTC\_A The RTC DMA trigger for timer A is enabled.
- **TIMER\_DMA\_CAPEVENT\_A** The capture event DMA trigger for timer A is enabled.
- **TIMER DMA CAPMATCH A** The capture match DMA trigger for timer A is enabled.
- TIMER\_DMA\_TIMEOUT\_A The timeout DMA trigger for timer A is enabled.

#### **Returns:**

None.

## 30.2.1.14 ROM\_TimerEnable

Enables the timer(s).

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerEnable is a function pointer located at ROM\_TIMERTABLE[1].

#### Parameters:

ui32Base is the base address of the timer module.

*ui32Timer* specifies the timer(s) to enable; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH.

#### **Description:**

This function enables operation of the timer module. The timer must be configured before it is enabled.

#### **Returns:**

None.

## 30.2.1.15 ROM\_TimerIntClear

Clears timer interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerIntClear is a function pointer located at ROM\_TIMERTABLE[0].

#### Parameters:

*ui32Base* is the base address of the timer module. *ui32IntFlags* is a bit mask of the interrupt sources to be cleared.

#### **Description:**

The specified timer interrupt sources are cleared, so that they no longer assert. This function must be called in the interrupt handler to keep the interrupt from being triggered again immediately upon exit.

The *ui32IntFlags* parameter has the same definition as the *ui32IntFlags* parameter to ROM\_TimerIntEnable().

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

## 30.2.1.16 ROM\_TimerIntDisable

Disables individual timer interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerIntDisable is a function pointer located at ROM\_TIMERTABLE[20].

#### Parameters:

*ui32Base* is the base address of the timer module. *ui32IntFlags* is the bit mask of the interrupt sources to be disabled.

#### **Description:**

This function disables the indicated timer interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter has the same definition as the *ui32IntFlags* parameter to ROM\_TimerIntEnable().

#### **Returns:**

None.

#### 30.2.1.17 ROM\_TimerIntEnable

Enables individual timer interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerIntEnable is a function pointer located at ROM\_TIMERTABLE[19].

#### **Parameters:**

ui32Base is the base address of the timer module.

ui32IntFlags is the bit mask of the interrupt sources to be enabled.

#### **Description:**

This function enables the indicated timer interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter must be the logical OR of any combination of the following:

- TIMER\_TIMB\_DMA Timer B DMA complete
- TIMER\_TIMA\_DMA Timer A DMA complete
- TIMER\_CAPB\_EVENT Capture B event interrupt
- **TIMER\_CAPB\_MATCH** Capture B match interrupt
- TIMER\_TIMB\_TIMEOUT Timer B timeout interrupt

- TIMER\_RTC\_MATCH RTC interrupt mask
- TIMER\_CAPA\_EVENT Capture A event interrupt
- **TIMER CAPA MATCH** Capture A match interrupt
- TIMER\_TIMA\_TIMEOUT Timer A timeout interrupt

#### **Returns:**

None.

## 30.2.1.18 ROM\_TimerIntStatus

Gets the current interrupt status.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerIntStatus is a function pointer located at ROM\_TIMERTABLE[21].

#### Parameters:

ui32Base is the base address of the timer module.

**bMasked** is false if the raw interrupt status is required and true if the masked interrupt status is required.

#### **Description:**

This function returns the interrupt status for the timer module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### **Returns:**

The current interrupt status, enumerated as a bit field of values described in ROM\_TimerIntEnable().

## 30.2.1.19 ROM\_TimerLoadGet

Gets the timer load value.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerLoadGet is a function pointer located at ROM\_TIMERTABLE[15].

#### Parameters:

ui32Base is the base address of the timer module.

ui32Timer specifies the timer; must be one of TIMER\_A or TIMER\_B. Only TIMER\_A should be used when the timer is configured for full-width operation.

#### **Description:**

This function gets the currently programmed interval load value for the specified timer.

#### **Returns:**

Returns the load value for the timer.

## 30.2.1.20 ROM\_TimerLoadSet

Sets the timer load value.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerLoadSet is a function pointer located at ROM\_TIMERTABLE[14].

#### Parameters:

ui32Base is the base address of the timer module.

ui32Timer specifies the timer(s) to adjust; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH. Only TIMER\_A should be used when the timer is configured for full-width operation.

ui32Value is the load value.

#### **Description:**

This function configures the timer load value; if the timer is running then the value is immediately loaded into the timer.

#### **Returns:**

None.

## 30.2.1.21 ROM\_TimerMatchGet

Gets the timer match value.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerMatchGet is a function pointer located at ROM\_TIMERTABLE[18].

#### Parameters:

ui32Base is the base address of the timer module.

ui32Timer specifies the timer; must be one of TIMER\_A or TIMER\_B. Only TIMER\_A should be used when the timer is configured for full-width operation.

#### **Description:**

This function gets the match value for the specified timer.

#### Returns:

Returns the match value for the timer.

## 30.2.1.22 ROM\_TimerMatchSet

Sets the timer match value.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerMatchSet is a function pointer located at ROM\_TIMERTABLE[17].

#### Parameters:

ui32Base is the base address of the timer module.

ui32Timer specifies the timer(s) to adjust; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH. Only TIMER\_A should be used when the timer is configured for full-width operation.

ui32Value is the match value.

#### **Description:**

This function configures the match value for a timer. This value is used in capture count mode to determine when to interrupt the processor and in PWM mode to determine the duty cycle of the output signal. Match interrupts can also be generated in periodic and one-shot modes.

#### **Returns:**

None.

#### 30.2.1.23 ROM\_TimerPrescaleGet

Get the timer prescale value.

#### Prototype:

```
uint32_t
ROM_TimerPrescaleGet(uint32_t ui32Base,
uint32_t ui32Timer)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerPrescaleGet is a function pointer located at ROM\_TIMERTABLE[11].

## Parameters:

ui32Base is the base address of the timer module.

ui32Timer specifies the timer; must be one of TIMER\_A or TIMER\_B.

#### **Description:**

This function gets the value of the input clock prescaler. The prescaler is only operational when in half-width mode and is used to extend the range of the half-width timer modes. The prescaler provides the least significant bits when counting down in periodic and one-shot modes; in all other modes, the prescaler provides the most significant bits.

#### **Returns:**

The value of the timer prescaler.

## 30.2.1.24 ROM\_TimerPrescaleMatchGet

Get the timer prescale match value.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerPrescaleMatchGet is a function pointer located at ROM\_TIMERTABLE[13].

#### Parameters:

*ui32Base* is the base address of the timer module. *ui32Timer* specifies the timer; must be one of **TIMER\_A** or **TIMER\_B**.

#### **Description:**

This function gets the value of the input clock prescaler match value. When in a half-width mode that uses the counter match and prescaler, the prescale match effectively extends the range of the match. The prescaler provides the least significant bits when counting down in periodic and one-shot modes; in all other modes, the prescaler provides the most significant bits.

#### Returns:

The value of the timer prescale match.

## 30.2.1.25 ROM\_TimerPrescaleMatchSet

Set the timer prescale match value.

#### Prototype:

```
void
```

```
ROM_TimerPrescaleMatchSet(uint32_t ui32Base,
uint32_t ui32Timer,
uint32_t ui32Value)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerPrescaleMatchSet is a function pointer located at ROM\_TIMERTABLE[12].

#### Parameters:

ui32Base is the base address of the timer module.

*ui32Timer* specifies the timer(s) to adjust; must be one of **TIMER\_A**, **TIMER\_B**, or **TIMER\_BOTH**.

ui32Value is the timer prescale match value which must be between 0 and 255 (inclusive).

#### **Description:**

This function configures the value of the input clock prescaler match value. When in a half-width mode that uses the counter match and the prescaler, the prescale match effectively extends the range of the match. The prescaler provides the least significant bits when counting down in periodic and one-shot modes; in all other modes, the prescaler provides the most significant bits.

#### Returns:

None.

## 30.2.1.26 ROM\_TimerPrescaleSet

Set the timer prescale value.

#### **Prototype:**

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerPrescaleSet is a function pointer located at ROM\_TIMERTABLE[10].

#### Parameters:

ui32Base is the base address of the timer module.

*ui32Timer* specifies the timer(s) to adjust; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH.

ui32Value is the timer prescale value which must be between 0 and 255 (inclusive).

#### **Description:**

This function configures the value of the input clock prescaler. The prescaler is only operational when in half-width mode and is used to extend the range of the half-width timer modes. The prescaler provides the least significant bits when counting down in periodic and one-shot modes; in all other modes, the prescaler provides the most significant bits. Returns:

None.

## 30.2.1.27 ROM\_TimerRTCDisable

Disable RTC counting.

#### Prototype:

void
ROM\_TimerRTCDisable(uint32\_t ui32Base)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerRTCDisable is a function pointer located at ROM\_TIMERTABLE[9].

#### Parameters:

ui32Base is the base address of the timer module.

#### **Description:**

This function causes the timer to stop counting when in RTC mode.

#### **Returns:**

None.

## 30.2.1.28 ROM\_TimerRTCEnable

## Enable RTC counting.

#### Prototype:

```
void
ROM_TimerRTCEnable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerRTCEnable is a function pointer located at ROM\_TIMERTABLE[8].

#### Parameters:

ui32Base is the base address of the timer module.

#### **Description:**

This function causes the timer to start counting when in RTC mode. If not configured for RTC mode, this function does nothing.

## Returns:

None.

## 30.2.1.29 ROM\_TimerSynchronize

Synchronizes the counters in a set of timers.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerSynchronize is a function pointer located at ROM\_TIMERTABLE[34].

#### Parameters:

ui32Base is the base address of the timer module. This parameter must be the base address of Timer0 (in other words, TIMER0\_BASE).

ui32Timers is the set of timers to synchronize.

#### **Description:**

This function synchronizes the counters in a specified set of timers. When a timer is running in half-width mode, each half can be included or excluded in the synchronization event. When a timer is running in full-width mode, only the A timer can be synchronized (specifying the B timer has no effect).

The ui32Timers parameter is the logical OR of any of the following defines:

- TIMER\_0A\_SYNC
- TIMER\_0B\_SYNC
- TIMER\_1A\_SYNC
- TIMER\_1B\_SYNC
- TIMER\_2A\_SYNC
- TIMER 2B SYNC
- TIMER\_3A\_SYNC
- TIMER 3B SYNC
- TIMER\_4A\_SYNC
- TIMER 4B SYNC
- TIMER\_5A\_SYNC
- TIMER 5B SYNC

#### **Returns:**

None.

## 30.2.1.30 ROM\_TimerValueGet

Gets the current timer value.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerValueGet is a function pointer located at ROM\_TIMERTABLE[16].

## **Parameters:**

ui32Base is the base address of the timer module.

*ui32Timer* specifies the timer; must be one of **TIMER\_A** or **TIMER\_B**. Only **TIMER\_A** should be used when the timer is configured for full-width operation.

#### **Description:**

This function reads the current value of the specified timer.

#### **Returns:**

Returns the current value of the timer.

Timer

# 31 UART

Introduction	
Functions	

## 31.1 Introduction

The Universal Asynchronous Receiver/Transmitter (UART) API provides a set of functions for using the Tiva UART modules. Functions are provided to configure and control the UART modules, to send and receive data, and to manage interrupts for the UART modules.

The Tiva UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is very similar in functionality to a 16C550 UART, but is not register-compatible.

Some of the features of the Tiva UART are:

- A 16x12 bit receive FIFO and a 16x8 bit transmit FIFO.
- Programmable baud rate generator.
- Automatic generation and stripping of start, stop, and parity bits.
- Line break generation and detection.
- Programmable serial interface
  - 5, 6, 7, or 8 data bits
  - even, odd, stick, or no parity bit generation and detection
  - 1 or 2 stop bit generation
  - · baud rate generation, from DC to processor clock/16
  - Modem control/flow control
  - IrDA serial-IR (SIR) encoder/decoder.
  - uDMA interface
  - 9-bit operation

## 31.2 Functions

## **Functions**

- void ROM\_UART9BitAddrSend (uint32\_t ui32Base, uint8\_t ui8Addr)
- void ROM\_UART9BitAddrSet (uint32\_t ui32Base, uint8\_t ui8Addr, uint8\_t ui8Mask)
- void ROM\_UART9BitDisable (uint32\_t ui32Base)
- void ROM\_UART9BitEnable (uint32\_t ui32Base)
- void ROM\_UARTBreakCtl (uint32\_t ui32Base, bool bBreakState)
- bool ROM\_UARTBusy (uint32\_t ui32Base)
- int32\_t ROM\_UARTCharGet (uint32\_t ui32Base)
- int32\_t ROM\_UARTCharGetNonBlocking (uint32\_t ui32Base)
- void ROM\_UARTCharPut (uint32\_t ui32Base, unsigned char ucData)
- bool ROM\_UARTCharPutNonBlocking (uint32\_t ui32Base, unsigned char ucData)

- bool ROM\_UARTCharsAvail (uint32\_t ui32Base)
- uint32\_t ROM\_UARTClockSourceGet (uint32\_t ui32Base)
- void ROM\_UARTClockSourceSet (uint32\_t ui32Base, uint32\_t ui32Source)
- void ROM\_UARTConfigGetExpClk (uint32\_t ui32Base, uint32\_t ui32UARTClk, uint32\_t \*pui32Baud, uint32\_t \*pui32Config)
- void ROM\_UARTConfigSetExpClk (uint32\_t ui32Base, uint32\_t ui32UARTClk, uint32\_t ui32Baud, uint32\_t ui32Config)
- void ROM\_UARTDisable (uint32\_t ui32Base)
- void ROM\_UARTDisableSIR (uint32\_t ui32Base)
- void ROM\_UARTDMADisable (uint32\_t ui32Base, uint32\_t ui32DMAFlags)
- void ROM\_UARTDMAEnable (uint32\_t ui32Base, uint32\_t ui32DMAFlags)
- void ROM\_UARTEnable (uint32\_t ui32Base)
- void ROM\_UARTEnableSIR (uint32\_t ui32Base, bool bLowPower)
- void ROM\_UARTFIFODisable (uint32\_t ui32Base)
- void ROM\_UARTFIFOEnable (uint32\_t ui32Base)
- void ROM\_UARTFIFOLevelGet (uint32\_t ui32Base, uint32\_t \*pui32TxLevel, uint32\_t \*pui32RxLevel)
- void ROM\_UARTFIFOLevelSet (uint32\_t ui32Base, uint32\_t ui32TxLevel, uint32\_t ui32RxLevel)
- uint32\_t ROM\_UARTFlowControlGet (uint32\_t ui32Base)
- void ROM\_UARTFlowControlSet (uint32\_t ui32Base, uint32\_t ui32Mode)
- void ROM\_UARTIntClear (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_UARTIntDisable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- void ROM\_UARTIntEnable (uint32\_t ui32Base, uint32\_t ui32IntFlags)
- uint32\_t ROM\_UARTIntStatus (uint32\_t ui32Base, bool bMasked)
- void ROM\_UARTModemControlClear (uint32\_t ui32Base, uint32\_t ui32Control)
- uint32\_t ROM\_UARTModemControlGet (uint32\_t ui32Base)
- void ROM\_UARTModemControlSet (uint32\_t ui32Base, uint32\_t ui32Control)
- uint32\_t ROM\_UARTModemStatusGet (uint32\_t ui32Base)
- uint32\_t ROM\_UARTParityModeGet (uint32\_t ui32Base)
- void ROM\_UARTParityModeSet (uint32\_t ui32Base, uint32\_t ui32Parity)
- void ROM\_UARTRxErrorClear (uint32\_t ui32Base)
- uint32\_t ROM\_UARTRxErrorGet (uint32\_t ui32Base)
- void ROM\_UARTSmartCardDisable (uint32\_t ui32Base)
- void ROM\_UARTSmartCardEnable (uint32\_t ui32Base)
- bool ROM\_UARTSpaceAvail (uint32\_t ui32Base)
- uint32\_t ROM\_UARTTxIntModeGet (uint32\_t ui32Base)
- void ROM\_UARTTxIntModeSet (uint32\_t ui32Base, uint32\_t ui32Mode)
- void ROM\_UpdateUART (void)

## 31.2.1 Function Documentation

## 31.2.1.1 ROM\_UART9BitAddrSend

Sends an address character from the specified port when operating in 9-bit mode.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UART9BitAddrSend is a function pointer located at ROM\_UARTTABLE[36].

#### Parameters:

*ui32Base* is the base address of the UART port. *ui8Addr* is the address to be transmitted.

#### **Description:**

This function waits until all data has been sent from the specified port and then sends the given address as an address byte. It then waits until the address byte has been transmitted before returning.

The normal data functions (ROM\_UARTCharPut(), ROM\_UARTCharPutNonBlocking(), ROM\_UARTCharGet(), and ROM\_UARTCharGetNonBlocking()) are used to send and receive data characters in 9-bit mode.

#### Returns:

None.

## 31.2.1.2 ROM\_UART9BitAddrSet

Sets the device address(es) for 9-bit mode.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UART9BitAddrSet is a function pointer located at ROM\_UARTTABLE[35].

#### **Parameters:**

ui32Base is the base address of the UART port.ui8Addr is the device address.ui8Mask is the device address mask.

#### **Description:**

This function configures the device address or range of device addresses that respond to requests on the 9-bit UART port. The received address is masked with the mask and then compared against the given address, allowing either a single address (if **ui8Mask** is 0xff) or a set of addresses to be matched.

#### **Returns:**

None.

## 31.2.1.3 ROM\_UART9BitDisable

Disables 9-bit mode on the specified UART.

#### Prototype:

void
ROM\_UART9BitDisable(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UART9BitDisable is a function pointer located at ROM\_UARTTABLE[34].

#### Parameters:

ui32Base is the base address of the UART port.

#### **Description:**

This function disables the 9-bit operational mode of the UART.

#### **Returns:**

None.

## 31.2.1.4 ROM\_UART9BitEnable

Enables 9-bit mode on the specified UART.

#### Prototype:

```
void
ROM_UART9BitEnable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UART9BitEnable is a function pointer located at ROM\_UARTTABLE[33].

#### Parameters:

ui32Base is the base address of the UART port.

#### **Description:**

This function enables the 9-bit operational mode of the UART.

#### Returns:

None.

## 31.2.1.5 ROM\_UARTBreakCtl

Causes a BREAK to be sent.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTBreakCtl is a function pointer located at ROM\_UARTTABLE[16].

## Parameters:

*ui32Base* is the base address of the UART port. *bBreakState* controls the output level.

#### **Description:**

Calling this function with *bBreakState* set to **true** asserts a break condition on the UART. Calling this function with *bBreakState* set to **false** removes the break condition. For proper transmission of a break command, the break must be asserted for at least two complete frames.

#### **Returns:**

None.

## 31.2.1.6 ROM\_UARTBusy

Determines whether the UART transmitter is busy or not.

#### Prototype:

```
bool
ROM_UARTBusy(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTBusy is a function pointer located at ROM\_UARTTABLE[26].

#### Parameters:

ui32Base is the base address of the UART port.

#### **Description:**

This function allows the caller to determine whether all transmitted bytes have cleared the transmitter hardware. If **false** is returned, the transmit FIFO is empty and all bits of the last transmitted character, including all stop bits, have left the hardware shift register.

#### **Returns:**

Returns true if the UART is transmitting or false if all transmissions are complete.

## 31.2.1.7 ROM\_UARTCharGet

Waits for a character from the specified port.

#### Prototype:

```
int32_t
ROM_UARTCharGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTCharGet is a function pointer located at ROM\_UARTTABLE[14].

#### Parameters:

ui32Base is the base address of the UART port.

#### **Description:**

This function gets a character from the receive FIFO for the specified port. If there are no characters available, this function waits until a character is received before returning.

#### **Returns:**

Returns the character read from the specified port, cast as a *int32\_t*.

## 31.2.1.8 ROM\_UARTCharGetNonBlocking

Receives a character from the specified port.

#### Prototype:

```
int32_t
ROM_UARTCharGetNonBlocking(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTCharGetNonBlocking is a function pointer located at ROM\_UARTTABLE[13].

#### **Parameters:**

ui32Base is the base address of the UART port.

#### **Description:**

This function gets a character from the receive FIFO for the specified port.

#### **Returns:**

Returns the character read from the specified port, cast as a *int32\_t*. A **-1** is returned if there are no characters present in the receive FIFO. The ROM\_UARTCharsAvail() function should be called before attempting to call this function.

## 31.2.1.9 ROM\_UARTCharPut

Waits to send a character from the specified port.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTCharPut is a function pointer located at ROM\_UARTTABLE[0]. **Parameters:** 

*ui32Base* is the base address of the UART port. *ucData* is the character to be transmitted.

#### **Description:**

This function sends the character *ucData* to the transmit FIFO for the specified port. If there is no space available in the transmit FIFO, this function waits until there is space available before returning.

#### **Returns:**

None.

## 31.2.1.10 ROM\_UARTCharPutNonBlocking

Sends a character to the specified port.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTCharPutNonBlocking is a function pointer located at ROM\_UARTTABLE[15].

#### Parameters:

*ui32Base* is the base address of the UART port. *ucData* is the character to be transmitted.

#### **Description:**

This function writes the character *ucData* to the transmit FIFO for the specified port. This function does not block, so if there is no space available, then a **false** is returned and the application must retry the function later.

#### Returns:

Returns **true** if the character was successfully placed in the transmit FIFO or **false** if there was no space available in the transmit FIFO.

## 31.2.1.11 ROM\_UARTCharsAvail

Determines if there are any characters in the receive FIFO.

#### Prototype:

bool
ROM\_UARTCharsAvail(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTCharsAvail is a function pointer located at ROM\_UARTTABLE[11].

## **Parameters:**

ui32Base is the base address of the UART port.

#### **Description:**

This function returns a flag indicating whether or not there is data available in the receive FIFO.

#### Returns:

Returns true if there is data in the receive FIFO or false if there is no data in the receive FIFO.

## 31.2.1.12 ROM\_UARTClockSourceGet

Gets the baud clock source for the specified UART.

#### Prototype:

uint32\_t
ROM\_UARTClockSourceGet(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTClockSourceGet is a function pointer located at ROM\_UARTTABLE[32].

#### Parameters:

ui32Base is the base address of the UART port.

#### **Description:**

This function returns the baud clock source for the specified UART. The possible baud clock source are the system clock (UART\_CLOCK\_SYSTEM) or the precision internal oscillator (UART\_CLOCK\_PIOSC).

#### **Returns:**

None.

## 31.2.1.13 ROM\_UARTClockSourceSet

Sets the baud clock source for the specified UART.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTClockSourceSet is a function pointer located at ROM\_UARTTABLE[31].

#### Parameters:

*ui32Base* is the base address of the UART port. *ui32Source* is the baud clock source for the UART.

#### **Description:**

This function allows the baud clock source for the UART to be selected. The possible clock source are the system clock (UART\_CLOCK\_SYSTEM) or the precision internal oscillator (UART\_CLOCK\_PIOSC).

Changing the baud clock source changes the baud rate generated by the UART. Therefore, the baud rate should be reconfigured after any change to the baud clock source.

#### Returns:

None.

## 31.2.1.14 ROM\_UARTConfigGetExpClk

Gets the current configuration of a UART.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTConfigGetExpClk is a function pointer located at ROM\_UARTTABLE[6].

#### Parameters:

ui32Base is the base address of the UART port.ui32UARTCIk is the rate of the clock supplied to the UART module.pui32Baud is a pointer to storage for the baud rate.pui32Config is a pointer to storage for the data format.

#### **Description:**

This function determines the baud rate and data format for the UART, given an explicitly provided peripheral clock (hence the ExpClk suffix). The returned baud rate is the actual baud rate; it may not be the exact baud rate requested or an "official" baud rate. The data format returned in *pui32Config* is enumerated the same as the *ui32Config* parameter of ROM\_UARTConfigSetExpClk().

The peripheral clock is the same as the processor clock. This value is returned by ROM\_SysCtlClockFreqSet(), or it can be explicitly hard-coded if it is constant and known.

If the peripheral clock has been changed to PIOSC (via ROM\_UARTClockSourceSet()), the peripheral clock should be specified as 16,000,000 (the nominal rate of PIOSC).

#### **Returns:**

None.

## 31.2.1.15 ROM\_UARTConfigSetExpClk

Sets the configuration of a UART.

#### Prototype:

```
void
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTConfigSetExpClk is a function pointer located at ROM\_UARTTABLE[5].

## Parameters:

ui32Base is the base address of the UART port.

ui32UARTCIk is the rate of the clock supplied to the UART module.

ui32Baud is the desired baud rate.

ui32Config is the data format for the port (number of data bits, number of stop bits, and parity).

#### **Description:**

This function configures the UART for operation in the specified data format. The baud rate is provided in the *ui32Baud* parameter and the data format in the *ui32Config* parameter.

The *ui32Config* parameter is the logical OR of three values: the number of data bits, the number of stop bits, and the parity. **UART\_CONFIG\_WLEN\_8**, **UART\_CONFIG\_WLEN\_7**, **UART\_CONFIG\_WLEN\_6**, and **UART\_CONFIG\_WLEN\_5** select from eight to five data bits per byte (respectively). **UART\_CONFIG\_STOP\_ONE** and **UART\_CONFIG\_STOP\_TWO** select one or two stop bits (respectively). **UART\_CONFIG\_PAR\_NONE**, **UART\_CONFIG\_PAR\_EVEN**, **UART\_CONFIG\_PAR\_ODD**, **UART\_CONFIG\_PAR\_ONE**, and **UART\_CONFIG\_PAR\_ZERO** select the parity mode (no parity bit, even parity bit, odd parity bit, parity bit always one, and parity bit always zero, respectively).

The peripheral clock is the same as the processor clock. This value is returned by ROM\_SysCtlClockFreqSet(), or it can be explicitly hard-coded if it is constant and known.

If the peripheral clock has been changed to PIOSC (via ROM\_UARTClockSourceSet()), the peripheral clock should be specified as 16,000,000 (the nominal rate of PIOSC).

#### Returns:

None.

## 31.2.1.16 ROM\_UARTDisable

Disables transmitting and receiving.

#### Prototype:

```
void
ROM_UARTDisable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTDisable is a function pointer located at ROM\_UARTTABLE[8].

#### **Parameters:**

ui32Base is the base address of the UART port.

#### **Description:**

This function disables the UART, waits for the end of transmission of the current character, and flushes the transmit FIFO.

#### **Returns:**

None.

## 31.2.1.17 ROM\_UARTDisableSIR

Disables SIR (IrDA) mode on the specified UART.

#### Prototype:

```
void
ROM_UARTDisableSIR(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTDisableSIR is a function pointer located at ROM\_UARTTABLE[10].

#### Parameters:

ui32Base is the base address of the UART port.

#### **Description:**

This function disables SIR(IrDA) mode on the UART. This function only has an effect if the UART has not been enabled by a call to ROM\_UARTEnable(). The call ROM\_UARTEnableSIR() must be made before a call to ROM\_UARTConfigSetExpClk() because the ROM\_UARTConfigSetExpClk() function calls the ROM\_UARTEnable() function. Another option is to call ROM\_UARTDisable() followed by ROM\_UARTEnableSIR() and then enable the UART by calling ROM\_UARTEnable().

#### **Returns:**

None.

## 31.2.1.18 ROM\_UARTDMADisable

Disable UART uDMA operation.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTDMADisable is a function pointer located at ROM\_UARTTABLE[23].

#### Parameters:

*ui32Base* is the base address of the UART port. *ui32DMAFlags* is a bit mask of the uDMA features to disable.

#### Description:

This function is used to disable UART uDMA features that were enabled by ROM\_UARTDMAEnable(). The specified UART uDMA features are disabled. The *ui32DMAFlags* parameter is the logical OR of any of the following values:

- UART\_DMA\_RX disable uDMA for receive
- UART\_DMA\_TX disable uDMA for transmit
- UART\_DMA\_ERR\_RXSTOP do not disable uDMA receive on UART error

#### Returns:

None.

## 31.2.1.19 ROM\_UARTDMAEnable

Enable UART uDMA operation.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTDMAEnable is a function pointer located at ROM\_UARTTABLE[22].

#### Parameters:

*ui32Base* is the base address of the UART port. *ui32DMAFlags* is a bit mask of the uDMA features to enable.

## **Description:**

The specified UART uDMA features are enabled. The UART can be configured to use uDMA for transmit or receive and to disable receive if an error occurs. The *ui32DMAFlags* parameter is the logical OR of any of the following values:

- UART\_DMA\_RX enable uDMA for receive
- UART\_DMA\_TX enable uDMA for transmit
- UART\_DMA\_ERR\_RXSTOP disable uDMA receive on UART error

#### Note:

The uDMA controller must also be set up before uDMA can be used with the UART.

#### **Returns:**

None.

## 31.2.1.20 ROM\_UARTEnable

Enables transmitting and receiving.

#### Prototype:

void ROM\_UARTEnable(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTEnable is a function pointer located at ROM\_UARTTABLE[7].

#### Parameters:

ui32Base is the base address of the UART port.

## **Description:**

This function enables the UART and its transmit and receive FIFOs.

#### **Returns:**

None.

## 31.2.1.21 ROM\_UARTEnableSIR

Enables SIR (IrDA) mode on the specified UART.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTEnableSIR is a function pointer located at ROM\_UARTTABLE[9].

#### Parameters:

*ui32Base* is the base address of the UART port. *bLowPower* indicates if SIR Low Power Mode is to be used.

#### **Description:**

This function enables SIR (IrDA) mode on the UART. If the *bLowPower* flag is **true**, then SIR low power mode will be selected as well. This function only has an effect if the UART has not been enabled by a call to ROM\_UARTEnable(). The call ROM\_UARTEnableSIR() must be made before a call to ROM\_UARTConfigSetExpClk() because the ROM\_UARTConfigSetExpClk() functions calls the ROM\_UARTEnable() function. Another option is to call ROM\_UARTEnable() followed by ROM\_UARTEnableSIR() and then enable the UART by calling ROM\_UARTEnable().

#### **Returns:**

None.

## 31.2.1.22 ROM\_UARTFIFODisable

Disables the transmit and receive FIFOs.

#### Prototype:

void
ROM\_UARTFIFODisable(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTFIFODisable is a function pointer located at ROM\_UARTTABLE[25].

#### Parameters:

ui32Base is the base address of the UART port.

#### **Description:**

This function disables the transmit and receive FIFOs in the UART.

#### **Returns:**

None.

## 31.2.1.23 ROM\_UARTFIFOEnable

Enables the transmit and receive FIFOs.

#### Prototype:

```
void
ROM_UARTFIFOEnable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTFIFOEnable is a function pointer located at ROM\_UARTTABLE[24].

#### **Parameters:**

ui32Base is the base address of the UART port.

#### **Description:**

This functions enables the transmit and receive FIFOs in the UART.

#### **Returns:**

None.

## 31.2.1.24 ROM\_UARTFIFOLevelGet

Gets the FIFO level at which interrupts are generated.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTFIFOLevelGet is a function pointer located at ROM\_UARTTABLE[4].

#### Parameters:

ui32Base is the base address of the UART port.

pui32TxLevel is a pointer to storage for the transmit FIFO level, returned as one of UART\_FIFO\_TX1\_8, UART\_FIFO\_TX2\_8, UART\_FIFO\_TX4\_8, UART\_FIFO\_TX6\_8, or UART\_FIFO\_TX7\_8.

pui32RxLevel is a pointer to storage for the receive FIFO level, returned as one of UART\_FIFO\_RX1\_8, UART\_FIFO\_RX2\_8, UART\_FIFO\_RX4\_8, UART\_FIFO\_RX6\_8, or UART\_FIFO\_RX7\_8.

#### **Description:**

This function gets the FIFO level at which transmit and receive interrupts are generated.

#### **Returns:**

None.

## 31.2.1.25 ROM\_UARTFIFOLevelSet

Sets the FIFO level at which interrupts are generated.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTFIFOLevelSet is a function pointer located at ROM\_UARTTABLE[3].

#### Parameters:

ui32Base is the base address of the UART port.

 ui32TxLevel is the transmit FIFO interrupt level, specified as one of UART\_FIFO\_TX1\_8, UART\_FIFO\_TX2\_8, UART\_FIFO\_TX4\_8, UART\_FIFO\_TX6\_8, or UART\_FIFO\_TX7\_8.
 ui32RxLevel is the receive FIFO interrupt level, specified as one of UART\_FIFO\_RX1\_8, UART\_FIFO\_RX2\_8, UART\_FIFO\_RX4\_8, UART\_FIFO\_RX6\_8, or UART\_FIFO\_RX7\_8.

#### **Description:**

This function configures the FIFO level at which transmit and receive interrupts are generated.

#### Returns:

None.

## 31.2.1.26 ROM\_UARTFlowControlGet

Returns the UART hardware flow control mode currently in use.

#### Prototype:

uint32\_t
ROM\_UARTFlowControlGet(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTFlowControlGet is a function pointer located at ROM\_UARTTABLE[43].

#### Parameters:

ui32Base is the base address of the UART port.

#### **Description:**

This function returns the current hardware flow control mode.

#### Note:

The availability of hardware flow control varies with the UART in use. Please consult the datasheet for the part you are using to determine whether this support is available.

#### **Returns:**

Returns the current flow control mode in use. This value is a logical OR combination of values **UART\_FLOWCONTROL\_TX** if transmit (CTS) flow control is enabled and **UART\_FLOWCONTROL\_RX** if receive (RTS) flow control is in use. If hardware flow control is disabled, **UART\_FLOWCONTROL\_NONE** is returned.

## 31.2.1.27 ROM\_UARTFlowControlSet

Sets the UART hardware flow control mode to be used.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTFlowControlSet is a function pointer located at ROM\_UARTTABLE[44].

#### Parameters:

ui32Base is the base address of the UART port.

ui32Mode indicates the flow control modes to be used. This parameter is a logical OR combination of values UART\_FLOWCONTROL\_TX and UART\_FLOWCONTROL\_RX to enable hardware transmit (CTS) and receive (RTS) flow control or UART\_FLOWCONTROL\_NONE to disable hardware flow control.

#### **Description:**

This function configures the required hardware flow control modes. If *ui32Mode* contains flag **UART\_FLOWCONTROL\_TX**, data is only transmitted if the incoming CTS signal is asserted.

If *ui32Mode* contains flag **UART\_FLOWCONTROL\_RX**, the RTS output is controlled by the hardware and is asserted only when there is space available in the receive FIFO. If no hardware flow control is required, **UART\_FLOWCONTROL\_NONE** should be passed.

#### Note:

The availability of hardware flow control varies with the UART in use. Please consult the datasheet for the part you are using to determine whether this support is available.

#### **Returns:**

None.

## 31.2.1.28 ROM\_UARTIntClear

Clears UART interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTIntClear is a function pointer located at ROM\_UARTTABLE[20].

#### Parameters:

*ui32Base* is the base address of the UART port. *ui32IntFlags* is a bit mask of the interrupt sources to be cleared.

#### **Description:**

The specified UART interrupt sources are cleared, so that they no longer assert. This function must be called in the interrupt handler to keep the interrupt from being triggered again immediately upon exit.

The *ui32IntFlags* parameter has the same definition as the *ui32IntFlags* parameter to ROM\_UARTIntEnable().

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### Returns:

None.

## 31.2.1.29 ROM\_UARTIntDisable

Disables individual UART interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTIntDisable is a function pointer located at ROM\_UARTTABLE[18].

#### Parameters:

*ui32Base* is the base address of the UART port. *ui32IntFlags* is the bit mask of the interrupt sources to be disabled.

#### **Description:**

This function disables the indicated UART interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter has the same definition as the *ui32IntFlags* parameter to ROM\_UARTIntEnable().

#### Returns:

None.

## 31.2.1.30 ROM\_UARTIntEnable

Enables individual UART interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTINtEnable is a function pointer located at ROM\_UARTTABLE[17].

#### **Parameters:**

ui32Base is the base address of the UART port.

ui32IntFlags is the bit mask of the interrupt sources to be enabled.

#### **Description:**

This function enables the indicated UART interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ui32IntFlags* parameter is the logical OR of any of the following:

- UART\_INT\_9BIT 9-bit Address Match interrupt
- UART\_INT\_OE Overrun Error interrupt
- UART\_INT\_BE Break Error interrupt
- UART\_INT\_PE Parity Error interrupt
- UART\_INT\_FE Framing Error interrupt

- UART\_INT\_RT Receive Timeout interrupt
- UART\_INT\_TX Transmit interrupt
- UART\_INT\_RX Receive interrupt
- UART\_INT\_DSR DSR interrupt
- **UART\_INT\_DCD** DCD interrupt
- UART\_INT\_CTS CTS interrupt
- UART\_INT\_RI RI interrupt

#### **Returns:**

None.

## 31.2.1.31 ROM\_UARTIntStatus

Gets the current interrupt status.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTIntStatus is a function pointer located at ROM\_UARTTABLE[19].

#### Parameters:

ui32Base is the base address of the UART port.

**bMasked** is **false** if the raw interrupt status is required and **true** if the masked interrupt status is required.

#### **Description:**

This function returns the interrupt status for the specified UART. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### **Returns:**

Returns the current interrupt status, enumerated as a bit field of values described in ROM\_UARTIntEnable().

## 31.2.1.32 ROM\_UARTModemControlClear

Clears the states of the DTR and/or RTS modem control signals.

#### Prototype:

## ROM Location:

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTModemControlClear is a function pointer located at ROM\_UARTTABLE[39].

#### Parameters:

ui32Base is the base address of the UART port.

ui32Control is a bit-mapped flag indicating which modem control bits should be set.

#### Description:

This function clears the states of the DTR or RTS modem handshake outputs from the UART.

The *ui32Control* parameter is the logical OR of any of the following:

- UART\_OUTPUT\_DTR The Modem Control DTR signal
- UART\_OUTPUT\_RTS The Modem Control RTS signal

#### Note:

The availability of hardware modem handshake signals varies with the UART in use. Please consult the datasheet for the part you are using to determine whether this support is available.

#### **Returns:**

None.

## 31.2.1.33 ROM\_UARTModemControlGet

Gets the states of the DTR and RTS modem control signals.

#### Prototype:

```
uint32_t
ROM_UARTModemControlGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTModemControlGet is a function pointer located at ROM\_UARTTABLE[40].

#### Parameters:

ui32Base is the base address of the UART port.

#### **Description:**

This function returns the current states of each of the two UART modem control signals, DTR and RTS.

#### Note:

The availability of hardware modem handshake signals varies with the UART in use. Please consult the datasheet for the part you are using to determine whether this support is available.

#### Returns:

Returns the states of the handshake output signals. This value is a logical OR combination of values **UART\_OUTPUT\_RTS** and **UART\_OUTPUT\_DTR** where the presence of each flag indicates that the associated signal is asserted.

## 31.2.1.34 ROM\_UARTModemControlSet

Sets the states of the DTR and/or RTS modem control signals.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTModemControlSet is a function pointer located at ROM\_UARTTABLE[41].

# Parameters:

ui32Base is the base address of the UART port.

ui32Control is a bit-mapped flag indicating which modem control bits should be set.

### **Description:**

This function configures the states of the DTR or RTS modem handshake outputs from the UART.

The *ui32Control* parameter is the logical OR of any of the following:

- UART\_OUTPUT\_DTR The Modem Control DTR signal
- UART\_OUTPUT\_RTS The Modem Control RTS signal

### Note:

The availability of hardware modem handshake signals varies with the UART in use. Please consult the datasheet for the part you are using to determine whether this support is available.

# **Returns:**

None.

# 31.2.1.35 ROM\_UARTModemStatusGet

Gets the states of the RI, DCD, DSR and CTS modem status signals.

# Prototype:

```
uint32_t
ROM_UARTModemStatusGet(uint32_t ui32Base)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTModemStatusGet is a function pointer located at ROM\_UARTTABLE[42].

### Parameters:

ui32Base is the base address of the UART port.

# **Description:**

This function returns the current states of each of the four UART modem status signals, RI, DCD, DSR and CTS.

### Note:

The availability of hardware modem handshake signals varies with the UART in use. Please consult the datasheet for the part you are using to determine whether this support is available.

# **Returns:**

Returns the states of the handshake output signals. This value is a logical OR combination of values **UART\_INPUT\_RI**, **UART\_INPUT\_DCD**, **UART\_INPUT\_CTS** and **UART\_INPUT\_DSR** where the presence of each flag indicates that the associated signal is asserted.

# 31.2.1.36 ROM\_UARTParityModeGet

Gets the type of parity currently being used.

# Prototype:

```
uint32_t
ROM_UARTParityModeGet(uint32_t ui32Base)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTParityModeGet is a function pointer located at ROM\_UARTTABLE[2].

## Parameters:

ui32Base is the base address of the UART port.

## **Description:**

This function gets the type of parity used for transmitting data and expected when receiving data.

## **Returns:**

Returns the current parity settings, specified as one of UART\_CONFIG\_PAR\_NONE, UART\_CONFIG\_PAR\_EVEN, UART\_CONFIG\_PAR\_ODD, UART\_CONFIG\_PAR\_ONE, or UART\_CONFIG\_PAR\_ZERO.

# 31.2.1.37 ROM\_UARTParityModeSet

Sets the type of parity.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTParityModeSet is a function pointer located at ROM\_UARTTABLE[1].

### Parameters:

*ui32Base* is the base address of the UART port. *ui32Parity* specifies the type of parity to use.

### **Description:**

This function configures the type of parity to use for transmitting and expect when receiving. The *ui32Parity* parameter must be one of **UART\_CONFIG\_PAR\_NONE**,

**UART\_CONFIG\_PAR\_EVEN**, **UART\_CONFIG\_PAR\_ODD**, **UART\_CONFIG\_PAR\_ONE**, or **UART\_CONFIG\_PAR\_ZERO**. The last two parameters allow direct control of the parity bit; it is always either one or zero based on the mode.

#### **Returns:**

None.

# 31.2.1.38 ROM\_UARTRxErrorClear

Clears all reported receiver errors.

#### Prototype:

void
ROM\_UARTRxErrorClear(uint32\_t ui32Base)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTRxErrorClear is a function pointer located at ROM\_UARTTABLE[30].

### Parameters:

ui32Base is the base address of the UART port.

#### **Description:**

This function is used to clear all receiver error conditions reported via ROM\_UARTRxErrorGet(). If using the overrun, framing error, parity error or break interrupts, this function must be called after clearing the interrupt to ensure that later errors of the same type trigger another interrupt.

### **Returns:**

None.

# 31.2.1.39 ROM\_UARTRxErrorGet

Gets current receiver errors.

#### Prototype:

uint32\_t
ROM\_UARTRxErrorGet(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTRxErrorGet is a function pointer located at ROM\_UARTTABLE[29].

#### Parameters:

ui32Base is the base address of the UART port.

#### **Description:**

This function returns the current state of each of the 4 receiver error sources. The returned errors are equivalent to the four error bits returned via the previous call to ROM\_UARTCharGet()

or ROM\_UARTCharGetNonBlocking() with the exception that the overrun error is set immediately when the overrun occurs rather than when a character is next read.

### Returns:

Returns a logical OR combination of the receiver error flags, UART\_RXERROR\_FRAMING, UART\_RXERROR\_PARITY, UART\_RXERROR\_BREAK and UART\_RXERROR\_OVERRUN.

# 31.2.1.40 ROM\_UARTSmartCardDisable

Disables ISO7816 smart card mode on the specified UART.

#### Prototype:

```
void
ROM_UARTSmartCardDisable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTSmartCardDisable is a function pointer located at ROM\_UARTTABLE[37].

#### **Parameters:**

ui32Base is the base address of the UART port.

#### **Description:**

This function clears the SMART (ISO7816 smart card) bit in the UART control register.

### Note:

The availability of ISO7816 smart card mode varies with the UART in use. Please consult the datasheet for the part you are using to determine whether this support is available.

#### **Returns:**

None.

# 31.2.1.41 ROM\_UARTSmartCardEnable

Enables ISO7816 smart card mode on the specified UART.

#### Prototype:

void

```
ROM_UARTSmartCardEnable(uint32_t ui32Base)
```

### ROM Location:

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTSmartCardEnable is a function pointer located at ROM\_UARTTABLE[38].

### Parameters:

ui32Base is the base address of the UART port.

### **Description:**

This function enables the SMART control bit for the ISO7816 smart card mode on the UART. This call also sets 8-bit word length and even parity as required by ISO7816.

Note:

The availability of ISO7816 smart card mode varies with the UART in use. Please consult the datasheet for the part you are using to determine whether this support is available.

# **Returns:**

None.

# 31.2.1.42 ROM\_UARTSpaceAvail

Determines if there is any space in the transmit FIFO.

# Prototype:

```
bool
ROM_UARTSpaceAvail(uint32_t ui32Base)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTSpaceAvail is a function pointer located at ROM\_UARTTABLE[12].

#### Parameters:

ui32Base is the base address of the UART port.

### **Description:**

This function returns a flag indicating whether or not there is space available in the transmit FIFO.

# Returns:

Returns **true** if there is space available in the transmit FIFO or **false** if there is no space available in the transmit FIFO.

# 31.2.1.43 ROM\_UARTTxIntModeGet

Returns the current operating mode for the UART transmit interrupt.

#### Prototype:

uint32\_t
ROM\_UARTTxIntModeGet(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTTxIntModeGet is a function pointer located at ROM\_UARTTABLE[28].

### **Parameters:**

*ui32Base* is the base address of the UART port.

#### **Description:**

This function returns the current operating mode for the UART transmit interrupt. The return value is **UART\_TXINT\_MODE\_EOT** if the transmit interrupt is currently configured to be asserted once the transmitter is completely idle - the transmit FIFO is empty and all bits, including any stop bits, have cleared the transmitter. The return value is **UART\_TXINT\_MODE\_FIFO** if the interrupt is configured to be asserted based on the level of the transmit FIFO.

# Returns:

Returns UART\_TXINT\_MODE\_FIFO or UART\_TXINT\_MODE\_EOT.

# 31.2.1.44 ROM\_UARTTxIntModeSet

Sets the operating mode for the UART transmit interrupt.

### Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTTxIntModeSet is a function pointer located at ROM\_UARTTABLE[27].

### Parameters:

ui32Base is the base address of the UART port.

ui32Mode is the operating mode for the transmit interrupt. It may be UART\_TXINT\_MODE\_EOT to trigger interrupts when the transmitter is idle or UART\_TXINT\_MODE\_FIFO to trigger based on the current transmit FIFO level.

# **Description:**

This function allows the mode of the UART transmit interrupt to be set. By default, the transmit interrupt is asserted when the FIFO level falls past a threshold set via a call to ROM\_UARTFIFOLevelSet(). Alternatively, if this function is called with *ui32Mode* set to **UART\_TXINT\_MODE\_EOT**, the transmit interrupt is asserted once the transmitter is completely idle - the transmit FIFO is empty and all bits, including any stop bits, have cleared the transmitter.

### **Returns:**

None.

# 31.2.1.45 ROM\_UpdateUART

Starts an update over the UART0 interface.

# Prototype:

```
void
ROM_UpdateUART(void)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UpdateUART is a function pointer located at ROM\_UARTTABLE[21].

### **Description:**

Calling this function commences an update of the firmware via the UART0 interface. This function assumes that the UART0 interface has already been configured and is currently operational. Returns: Never returns.

# 32 uDMA Controller

Introduction	 
Functions	 

# 32.1 Introduction

The Micro Direct Memory Access (uDMA) API provides functions to configure the Tiva uDMA controller. The uDMA controller is designed to work with the ARM Cortex-M processor and provides an efficient and low-overhead means of transferring blocks of data in the system.

The uDMA controller has the following features:

- dedicated channels for supported peripherals
- one channel each for receive and transmit for devices with receive and transmit paths
- dedicated channel for software initiated data transfers
- channels can be independently configured and operated
- an arbitration scheme that is configurable per channel
- two levels of priority
- subordinate to Cortex-M processor bus usage
- data sizes of 8, 16, or 32 bits
- address increment of byte, half-word, word, or none
- maskable device requests
- optional software initiated transfers on any channel
- interrupt on transfer completion

The uDMA controller supports several different transfer modes, allowing for complex transfer schemes. The following transfer modes are provided:

- Basic mode performs a simple transfer when a request is asserted by a device. This mode is appropriate to use with peripherals where the peripheral asserts the request signal whenever data should be transferred. The transfer pauses if the request is de-asserted, even if the transfer is not complete.
- Auto-request mode performs a simple transfer that is started by a request, but always completes the entire transfer, even if the request is de-asserted. This mode is appropriate to use with software-initiated transfers.
- Ping-Pong mode is used to transfer data to or from two buffers, switching from one buffer to the other as each buffer fills. This mode is appropriate to use with peripherals as a way to ensure a continuous flow of data to or from the peripheral. However, it is more complex to set up and requires code to manage the ping-pong buffers in the interrupt handler.
- Memory scatter-gather mode is a complex mode that provides a way to set up a list of transfer "tasks" for the uDMA controller. Blocks of data can be transferred to and from arbitrary locations in memory.

Peripheral scatter-gather mode is similar to memory scatter-gather mode except that it is controlled by a peripheral request.

Detailed explanation of the various transfer modes is beyond the scope of this document. Please refer to the device data sheet for more information on the operation of the uDMA controller.

The naming convention for the microDMA controller is to use the Greek letter "mu" to represent "micro". For the purposes of this document, and in the software library function names, a lower case "u" will be used in place of "mu" when the controller is referred to as "uDMA".

The general order of function calls to set up and perform a uDMA transfer is the following:

- ROM\_uDMAEnable() is called once to enable the controller.
- ROM\_uDMAControlBaseSet() is called once to set the channel control table.
- ROM\_uDMAChannelAttributeEnable() is called once or infrequently to configure the behavior of the channel.
- ROM\_uDMAChannelControlSet() is used to set up characteristics of the data transfer. It is only called once if the nature of the data transfer does not change.
- ROM\_uDMAChannelTransferSet() is used to set the buffer pointers and size for a transfer. It is called before each new transfer.
- ROM\_uDMAChannelEnable() enables a channel to perform data transfers.
- ROM\_uDMAChannelRequest() is used to initiate a software based transfer. This is normally not used for peripheral based transfers.

In order to use the uDMA controller, you must first enable it by calling ROM\_uDMAEnable(). You can later disable it, if no longer needed, by calling ROM\_uDMADisable().

Once the uDMA controller is enabled, you must tell it where to find the channel control structures in system memory by using the function ROM\_uDMAControlBaseSet() and passing a pointer to the base of the channel control structure. The control structure must be allocated by the application. One way to allocate the control structure is to declare an array of data type int8\_t or uint8\_t. In order to support all channels and transfer modes, the control table array should be 1024 bytes, but it can be fewer depending on transfer modes used and number of channels actually used.

### Note:

The control table must be aligned on a 1024-byte boundary.

The uDMA controller supports multiple channels. Each channel has a set of attribute flags to control certain uDMA features and channel behavior. The attribute flags are configured with the function ROM\_uDMAChannelAttributeEnable() and cleared with ROM\_uDMAChannelAttributeDisable(). The setting of the channel attribute flags can be queried using the function ROM\_uDMAChannelAttributeGet().

Next, the control parameters of the DMA transfer must be configured. These parameters control the size and address increment of the data items to be transferred. The function ROM\_uDMAChannelControlSet() is used to set up these control parameters.

All of the functions mentioned so far are used only once or infrequently to set up the uDMA channel and transfer. In order to configure the transfer addresses, transfer size, and transfer mode, use the function ROM\_uDMAChannelTransferSet(). This function must be called for each new transfer. Once everything is set up, the channel is enabled by calling ROM\_uDMAChannelEnable(), which must be done before each new transfer. The uDMA controller automatically disables the channel at the completion of a transfer. A channel can be manually disabled by using ROM\_uDMAChannelDisable().

There are additional functions that can be used to query the status of a channel, either from an interrupt handler or in polling fashion. The function ROM\_uDMAChannelSizeGet() is used to find the amount of data remaining to transfer on a channel. This value is zero when a transfer is complete. The function ROM\_uDMAChannelModeGet() can be used to find the transfer mode of a uDMA channel. This function is usually used to see if the mode indicates stopped, meaning that a transfer has completed on a channel that was previously running. The function ROM\_uDMAChannelIsEnabled() can be used to determine if a particular channel is enabled.

The uDMA interrupt handler is only for software-initiated transfers or errors. uDMA interrupts for a peripheral occur on the peripheral's dedicated interrupt channel and should be handled by the peripheral interrupt handler. It is not necessary to acknowledge or clear uDMA interrupt sources. They are cleared automatically when they are serviced.

The uDMA interrupt handler should use the function ROM\_uDMAErrorStatusGet() to test if a uDMA error occurred. If so, the interrupt must be cleared by calling ROM\_uDMAErrorStatusClear().

# Note:

Many of the API functions take a channel parameter that includes the logical OR of one of the values **UDMA\_PRI\_SELECT** or **UDMA\_ALT\_SELECT** to choose the primary or alternate control structure. For Basic and Auto transfer modes, only the primary control structure is needed. The alternate control structure is only needed for complex transfer modes of Pingpong or Scatter-gather. Refer to the device data sheet for detailed information about transfer modes.

# 32.2 Functions

# **Functions**

- void ROM\_uDMAChannelAssign (uint32\_t ui32Mapping)
- void ROM\_uDMAChannelAttributeDisable (uint32\_t ui32ChannelNum, uint32\_t ui32Attr)
- void ROM\_uDMAChannelAttributeEnable (uint32\_t ui32ChannelNum, uint32\_t ui32Attr)
- uint32\_t ROM\_uDMAChannelAttributeGet (uint32\_t ui32ChannelNum)
- void ROM\_uDMAChannelControlSet (uint32\_t ui32ChannelStructIndex, uint32\_t ui32Control)
- void ROM\_uDMAChannelDisable (uint32\_t ui32ChannelNum)
- void ROM\_uDMAChannelEnable (uint32\_t ui32ChannelNum)
- bool ROM\_uDMAChannellsEnabled (uint32\_t ui32ChannelNum)
- uint32\_t ROM\_uDMAChannelModeGet (uint32\_t ui32ChannelStructIndex)
- void ROM\_uDMAChannelRequest (uint32\_t ui32ChannelNum)
- void ROM\_uDMAChannelScatterGatherSet (uint32\_t ui32ChannelNum, uint32\_t ui32TaskCount, void \*pvTaskList, uint32\_t ui32IsPeriphSG)
- void ROM\_uDMAChannelSelectDefault (uint32\_t ui32DefPeriphs)
- void ROM\_uDMAChannelSelectSecondary (uint32\_t ui32SecPeriphs)
- uint32\_t ROM\_uDMAChannelSizeGet (uint32\_t ui32ChannelStructIndex)
- void ROM\_uDMAChannelTransferSet (uint32\_t ui32ChannelStructIndex, uint32\_t ui32Mode, void \*pvSrcAddr, void \*pvDstAddr, uint32\_t ui32TransferSize)
- void \* ROM\_uDMAControlAlternateBaseGet (void)
- void \* ROM\_uDMAControlBaseGet (void)
- void ROM\_uDMAControlBaseSet (void \*psControlTable)

- void ROM\_uDMADisable (void)
- void ROM\_uDMAEnable (void)
- void ROM\_uDMAErrorStatusClear (void)
- uint32\_t ROM\_uDMAErrorStatusGet (void)
- void ROM\_uDMAIntClear (uint32\_t ui32ChanMask)
- uint32\_t ROM\_uDMAIntStatus (void)

# 32.2.1 Function Documentation

# 32.2.1.1 ROM\_uDMAChannelAssign

Assigns a peripheral mapping for a uDMA channel.

# Prototype:

```
void
ROM_uDMAChannelAssign(uint32_t ui32Mapping)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelAssign is a function pointer located at ROM\_UDMATABLE[23].

# Parameters:

*ui32Mapping* is a macro specifying the peripheral assignment for a channel.

### **Description:**

This function assigns a peripheral mapping to a uDMA channel. It is used to select which peripheral is used for a uDMA channel. The parameter *ui32Mapping* should be one of the macros named **UDMA\_CHn\_tttt** from the header file *udma.h*. For example, to assign uDMA channel 0 to the UART2 RX channel, the parameter should be the macro **UDMA\_CH0\_UART2RX**.

### **Returns:**

None.

# 32.2.1.2 ROM\_uDMAChannelAttributeDisable

Disables attributes of a uDMA channel.

#### Prototype:

void

### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_UDMATABLE is an array of pointers located at ROM_APITABLE[17].

ROM_uDMAChannelAttributeDisable is a function pointer located at

ROM_UDMATABLE[12].
```

Parameters:

ui32ChannelNum is the channel to configure.

ui32Attr is a combination of attributes for the channel.

# **Description:**

This function is used to disable attributes of a uDMA channel.

The *ui32Attr* parameter is the logical OR of any of the following:

- UDMA\_ATTR\_USEBURST is used to restrict transfers to use only burst mode.
- UDMA\_ATTR\_ALTSELECT is used to select the alternate control structure for this channel.
- UDMA\_ATTR\_HIGH\_PRIORITY is used to set this channel to high priority.
- UDMA\_ATTR\_REQMASK is used to mask the hardware request signal from the peripheral for this channel.

## **Returns:**

None.

# 32.2.1.3 ROM\_uDMAChannelAttributeEnable

Enables attributes of a uDMA channel.

# Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_UDMATABLE is an array of pointers located at ROM_APITABLE[17].

ROM_uDMAChannelAttributeEnable is a function pointer located at

ROM_UDMATABLE[11].
```

# Parameters:

ui32ChannelNum is the channel to configure.

ui32Attr is a combination of attributes for the channel.

# **Description:**

This function is used to enable attributes of a uDMA channel.

The *ui32Attr* parameter is the logical OR of any of the following:

- **UDMA\_ATTR\_USEBURST** is used to restrict transfers to use only burst mode.
- UDMA\_ATTR\_ALTSELECT is used to select the alternate control structure for this channel (it is very unlikely that this flag should be used).
- UDMA\_ATTR\_HIGH\_PRIORITY is used to set this channel to high priority.
- UDMA\_ATTR\_REQMASK is used to mask the hardware request signal from the peripheral for this channel.

### **Returns:**

None.

# 32.2.1.4 ROM\_uDMAChannelAttributeGet

Gets the enabled attributes of a uDMA channel.

# Prototype:

```
uint32_t
ROM_uDMAChannelAttributeGet(uint32_t ui32ChannelNum)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelAttributeGet is a function pointer located at ROM\_UDMATABLE[13].

## Parameters:

ui32ChannelNum is the channel to configure.

## **Description:**

This function returns a combination of flags representing the attributes of the uDMA channel.

## **Returns:**

Returns the logical OR of the attributes of the uDMA channel, which can be any of the following:

- UDMA\_ATTR\_USEBURST is used to restrict transfers to use only burst mode.
- UDMA\_ATTR\_ALTSELECT is used to select the alternate control structure for this channel.
- UDMA\_ATTR\_HIGH\_PRIORITY is used to set this channel to high priority.
- UDMA\_ATTR\_REQMASK is used to mask the hardware request signal from the peripheral for this channel.

# 32.2.1.5 ROM\_uDMAChannelControlSet

Sets the control parameters for a uDMA channel control structure.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelControlSet is a function pointer located at ROM\_UDMATABLE[14].

# Parameters:

*ui32ChannelStructIndex* is the logical OR of the uDMA channel number with UDMA\_PRI\_SELECT or UDMA\_ALT\_SELECT.

*ui32Control* is logical OR of several control values to set the control parameters for the channel.

# **Description:**

This function is used to set control parameters for a uDMA transfer. These parameters are typically not changed often.

The *ui32ChannelStructIndex* parameter should be the logical OR of the channel number with one of **UDMA\_PRI\_SELECT** or **UDMA\_ALT\_SELECT** to choose whether the primary or alternate data structure is used.

The *ui32Control* parameter is the logical OR of five values: the data size, the source address increment, the destination address increment, the arbitration size, and the use burst flag. The choices available for each of these values is described below.

Choose the data size from one of **UDMA\_SIZE\_8**, **UDMA\_SIZE\_16**, or **UDMA\_SIZE\_32** to select a data size of 8, 16, or 32 bits.

Choose the source address increment from one of UDMA\_SRC\_INC\_8, UDMA\_SRC\_INC\_16, UDMA\_SRC\_INC\_32, or UDMA\_SRC\_INC\_NONE to select an address increment of 8-bit bytes, 16-bit half-words, 32-bit words, or to select non-incrementing.

Choose the destination address increment from one of **UDMA\_DST\_INC\_8**, **UDMA\_DST\_INC\_16**, **UDMA\_DST\_INC\_32**, or **UDMA\_DST\_INC\_NONE** to select an address increment of 8-bit bytes, 16-bit half-words, 32-bit words, or to select non-incrementing.

The arbitration size determines how many items are transferred before the uDMA controller rearbitrates for the bus. Choose the arbitration size from one of UDMA\_ARB\_1, UDMA\_ARB\_2, UDMA\_ARB\_4, UDMA\_ARB\_8, through UDMA\_ARB\_1024 to select the arbitration size from 1 to 1024 items, in powers of 2.

The value **UDMA\_NEXT\_USEBURST** is used to force the channel to only respond to burst requests at the tail end of a scatter-gather transfer.

## Note:

The address increment cannot be smaller than the data size.

### Returns:

None.

# 32.2.1.6 ROM\_uDMAChannelDisable

Disables a uDMA channel for operation.

### Prototype:

```
void
ROM_uDMAChannelDisable(uint32_t ui32ChannelNum)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelDisable is a function pointer located at ROM\_UDMATABLE[6].

### Parameters:

ui32ChannelNum is the channel number to disable.

### **Description:**

This function disables a specific uDMA channel. Once disabled, a channel cannot respond to uDMA transfer requests until re-enabled via ROM\_uDMAChannelEnable().

### **Returns:**

None.

# 32.2.1.7 ROM\_uDMAChannelEnable

Enables a uDMA channel for operation.

### Prototype:

void
ROM\_uDMAChannelEnable(uint32\_t ui32ChannelNum)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelEnable is a function pointer located at ROM\_UDMATABLE[5].

### Parameters:

ui32ChannelNum is the channel number to enable.

### **Description:**

This function enables a specific uDMA channel for use. This function must be used to enable a channel before it can be used to perform a uDMA transfer.

When a uDMA transfer is completed, the channel is automatically disabled by the uDMA controller. Therefore, this function should be called prior to starting up any new transfer.

### **Returns:**

None.

# 32.2.1.8 ROM\_uDMAChannellsEnabled

Checks if a uDMA channel is enabled for operation.

### Prototype:

bool

ROM\_uDMAChannelIsEnabled(uint32\_t ui32ChannelNum)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelIsEnabled is a function pointer located at ROM\_UDMATABLE[7].

### Parameters:

ui32ChannelNum is the channel number to check.

### **Description:**

This function checks to see if a specific uDMA channel is enabled. This function can be used to check the status of a transfer, as the channel is automatically disabled at the end of a transfer.

# **Returns:**

Returns true if the channel is enabled, false if disabled.

# 32.2.1.9 ROM\_uDMAChannelModeGet

Gets the transfer mode for a uDMA channel control structure.

# Prototype:

uint32\_t
ROM\_uDMAChannelModeGet(uint32\_t ui32ChannelStructIndex)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelModeGet is a function pointer located at ROM\_UDMATABLE[16].

### Parameters:

*ui32ChannelStructIndex* is the logical OR of the uDMA channel number with either UDMA\_PRI\_SELECT or UDMA\_ALT\_SELECT.

## **Description:**

This function is used to get the transfer mode for the uDMA channel and to query the status of a transfer on a channel. When the transfer is complete the mode is **UDMA\_MODE\_STOP**.

## Returns:

Returns the transfer mode of the specified channel and control structure, which is one of the following values: UDMA\_MODE\_STOP, UDMA\_MODE\_BASIC, UDMA\_MODE\_AUTO, UDMA\_MODE\_PINGPONG, UDMA\_MODE\_MEM\_SCATTER\_GATHER, or UDMA\_MODE\_PER\_SCATTER\_GATHER.

# 32.2.1.10 ROM\_uDMAChannelRequest

Requests a uDMA channel to start a transfer.

# Prototype:

void

ROM\_uDMAChannelRequest(uint32\_t ui32ChannelNum)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelRequest is a function pointer located at ROM\_UDMATABLE[10].

### **Parameters:**

ui32ChannelNum is the channel number on which to request a uDMA transfer.

# **Description:**

This function allows software to request a uDMA channel to begin a transfer. This function could be used for performing a memory-to-memory transfer, or if for some reason a transfer needs to be initiated by software instead of the peripheral associated with that channel.

### Note:

If the channel is **UDMA\_CHANNEL\_SW** and interrupts are used, then the completion is signaled on the uDMA dedicated interrupt. If a peripheral channel is used, then the completion is signaled on the peripheral's interrupt.

Returns: None.

# 32.2.1.11 ROM\_uDMAChannelScatterGatherSet

Configures a uDMA channel for scatter-gather mode.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelScatterGatherSet is a function pointer located at ROM\_UDMATABLE[22].

# Parameters:

ui32ChannelNum is the uDMA channel number.

ui32TaskCount is the number of scatter-gather tasks to execute.

pvTaskList is a pointer to the beginning of the scatter-gather task list.

*ui32IsPeriphSG* is a flag to indicate it is a peripheral scatter-gather transfer (else it is memory scatter-gather transfer)

# **Description:**

This function is used to configure a channel for scatter-gather mode. The caller must have already set up a task list and must pass a pointer to the start of the task list as the *pvTaskList* parameter. The *ui32TaskCount* parameter is the count of tasks in the task list, not the size of the task list. The *ui32IsPeriphSG* parameter is used to indicate if scatter-gather should be configured for a peripheral or memory operation.

# **Returns:**

None.

# 32.2.1.12 ROM\_uDMAChannelSelectDefault

Selects the default peripheral for a set of uDMA channels.

# Prototype:

```
void
ROM_uDMAChannelSelectDefault(uint32_t ui32DefPeriphs)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelSelectDefault is a function pointer located at ROM\_UDMATABLE[18]. Parameters:

*ui32DefPeriphs* is the logical OR of the uDMA channels for which to use the default peripheral, instead of the secondary peripheral.

### **Description:**

This function is used to select the default peripheral assignment for a set of uDMA channels.

The parameter *ui32DefPeriphs* can be the logical OR of any of the following macros. If one of the macros below is in the list passed to this function, then the default peripheral (marked as \_DEF\_) is selected.

- UDMA\_DEF\_USBEP1RX\_SEC\_UART2RX
- UDMA\_DEF\_USBEP1TX\_SEC\_UART2TX
- UDMA\_DEF\_USBEP2RX\_SEC\_TMR3A
- UDMA\_DEF\_USBEP2TX\_SEC\_TMR3B
- UDMA\_DEF\_USBEP3RX\_SEC\_TMR2A
- UDMA\_DEF\_USBEP3TX\_SEC\_TMR2B
- UDMA\_DEF\_ETHORX\_SEC\_TMR2A
- UDMA\_DEF\_ETH0TX\_SEC\_TMR2B
- UDMA\_DEF\_UART0RX\_SEC\_UART1RX
- UDMA\_DEF\_UART0TX\_SEC\_UART1TX
- UDMA\_DEF\_SSIORX\_SEC\_SSI1RX
- UDMA\_DEF\_SSI0TX\_SEC\_SSI1TX
- UDMA\_DEF\_ADC00\_SEC\_TMR2A
- UDMA\_DEF\_ADC01\_SEC\_TMR2B
- UDMA\_DEF\_ADC02\_SEC\_RESERVED
- UDMA DEF ADC03 SEC RESERVED
- UDMA\_DEF\_TMR0A\_SEC\_TMR1A
- UDMA DEF TMR0B SEC TMR1B
- UDMA DEF TMR1A SEC EPIORX
- UDMA\_DEF\_TMR1B\_SEC\_EPIOTX
- UDMA\_DEF\_UART1RX\_SEC\_RESERVED
- UDMA\_DEF\_UART1TX\_SEC\_RESERVED
- UDMA\_DEF\_SSI1RX\_SEC\_ADC10
- UDMA\_DEF\_SSI1TX\_SEC\_ADC11

### **Returns:**

None.

# 32.2.1.13 ROM\_uDMAChannelSelectSecondary

Selects the secondary peripheral for a set of uDMA channels.

### Prototype:

```
void
ROM_uDMAChannelSelectSecondary(uint32_t ui32SecPeriphs)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelSelectSecondary is a function pointer located at ROM\_UDMATABLE[17].

#### Parameters:

*ui32SecPeriphs* is the logical OR of the uDMA channels for which to use the secondary peripheral, instead of the default peripheral.

### **Description:**

This function is used to select the secondary peripheral assignment for a set of uDMA channels. By selecting the secondary peripheral assignment for a channel, the default peripheral assignment is no longer available for that channel.

The parameter *ui32SecPeriphs* can be the logical OR of any of the following macros. If one of the macros below is in the list passed to this function, then the secondary peripheral (marked as **\_SEC\_**) is selected.

- UDMA\_DEF\_USBEP1RX\_SEC\_UART2RX
- UDMA\_DEF\_USBEP1TX\_SEC\_UART2TX
- UDMA\_DEF\_USBEP2RX\_SEC\_TMR3A
- UDMA\_DEF\_USBEP2TX\_SEC\_TMR3B
- UDMA\_DEF\_USBEP3RX\_SEC\_TMR2A
- UDMA\_DEF\_USBEP3TX\_SEC\_TMR2B
- UDMA DEF ETHORX SEC TMR2A
- UDMA\_DEF\_ETH0TX\_SEC\_TMR2B
- UDMA\_DEF\_UARTORX\_SEC\_UART1RX
- UDMA\_DEF\_UART0TX\_SEC\_UART1TX
- UDMA\_DEF\_SSIORX\_SEC\_SSI1RX
- UDMA\_DEF\_SSI0TX\_SEC\_SSI1TX
- UDMA\_DEF\_RESERVED\_SEC\_UART2RX
- UDMA\_DEF\_RESERVED\_SEC\_UART2TX
- UDMA\_DEF\_ADC00\_SEC\_TMR2A
- UDMA\_DEF\_ADC01\_SEC\_TMR2B
- UDMA\_DEF\_TMR0A\_SEC\_TMR1A
- UDMA\_DEF\_TMR0B\_SEC\_TMR1B
- UDMA\_DEF\_TMR1A\_SEC\_EPIORX
- UDMA DEF TMR1B SEC EPIOTX
- UDMA\_DEF\_SSI1RX\_SEC\_ADC10
- UDMA DEF SSI1TX SEC ADC11
- UDMA\_DEF\_RESERVED\_SEC\_ADC12
- UDMA\_DEF\_RESERVED\_SEC\_ADC13

# **Returns:**

None.

# 32.2.1.14 ROM\_uDMAChannelSizeGet

Gets the current transfer size for a uDMA channel control structure.

# Prototype:

uint32\_t
ROM\_uDMAChannelSizeGet(uint32\_t ui32ChannelStructIndex)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelSizeGet is a function pointer located at ROM\_UDMATABLE[15].

# Parameters:

*ui32ChannelStructIndex* is the logical OR of the uDMA channel number with either UDMA\_PRI\_SELECT or UDMA\_ALT\_SELECT.

# **Description:**

This function is used to get the uDMA transfer size for a channel. The transfer size is the number of items to transfer, where the size of an item might be 8, 16, or 32 bits. If a partial transfer has already occurred, then the number of remaining items is returned. If the transfer is complete, then 0 is returned.

# **Returns:**

Returns the number of items remaining to transfer.

# 32.2.1.15 ROM\_uDMAChannelTransferSet

Sets the transfer parameters for a uDMA channel control structure.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelTransferSet is a function pointer located at ROM\_UDMATABLE[0].

# **Parameters:**

*ui32ChannelStructIndex* is the logical OR of the uDMA channel number with either UDMA\_PRI\_SELECT or UDMA\_ALT\_SELECT.

ui32Mode is the type of uDMA transfer.

*pvSrcAddr* is the source address for the transfer.

*pvDstAddr* is the destination address for the transfer.

ui32TransferSize is the number of data items to transfer.

# **Description:**

This function is used to configure the parameters for a uDMA transfer. These parameters are typically changed often. The function ROM\_uDMAChannelControlSet() MUST be called at least once for this channel prior to calling this function.

The *ui32ChannelStructIndex* parameter should be the logical OR of the channel number with one of **UDMA\_PRI\_SELECT** or **UDMA\_ALT\_SELECT** to choose whether the primary or alternate data structure is used.

The *ui32Mode* parameter should be one of the following values:

- UDMA\_MODE\_STOP stops the uDMA transfer. The controller sets the mode to this value at the end of a transfer.
- **UDMA\_MODE\_BASIC** to perform a basic transfer based on request.
- UDMA\_MODE\_AUTO to perform a transfer that always completes once started even if the request is removed.
- UDMA\_MODE\_PINGPONG to set up a transfer that switches between the primary and alternate control structures for the channel. This mode allows use of ping-pong buffering for uDMA transfers.
- UDMA\_MODE\_MEM\_SCATTER\_GATHER to set up a memory scatter-gather transfer.
- **UDMA\_MODE\_PER\_SCATTER\_GATHER** to set up a peripheral scatter-gather transfer.

The *pvSrcAddr* and *pvDstAddr* parameters are pointers to the first location of the data to be transferred. These addresses should be aligned according to the item size. The compiler takes care of this alignment if the pointers are pointing to storage of the appropriate data type.

The *ui32TransferSize* parameter is the number of data items, not the number of bytes.

The two scatter-gather modes, memory and peripheral, are actually different depending on whether the primary or alternate control structure is selected. This function looks for the **UDMA\_PRI\_SELECT** and **UDMA\_ALT\_SELECT** flag along with the channel number and sets the scatter-gather mode as appropriate for the primary or alternate control structure.

The channel must also be enabled using ROM\_uDMAChannelEnable() after calling this function. The transfer does not begin until the channel has been configured and enabled. Note that the channel is automatically disabled after the transfer is completed, meaning that ROM\_uDMAChannelEnable() must be called again after setting up the next transfer.

# Note:

Great care must be taken to not modify a channel control structure that is in use or else the results are unpredictable, including the possibility of undesired data transfers to or from memory or peripherals. For BASIC and AUTO modes, it is safe to make changes when the channel is disabled, or the ROM\_uDMAChannelModeGet() returns **UDMA\_MODE\_STOP**. For PING-PONG or one of the SCATTER\_GATHER modes, it is safe to modify the primary or alternate control structure only when the other is being used. The ROM\_uDMAChannelModeGet() function returns **UDMA\_MODE\_STOP** when a channel control structure is inactive and safe to modify.

# Returns:

None.

# 32.2.1.16 ROM\_uDMAControlAlternateBaseGet

Gets the base address for the channel control table alternate structures.

# Prototype:

```
void *
ROM_uDMAControlAlternateBaseGet(void)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_UDMATABLE is an array of pointers located at ROM_APITABLE[17].

ROM_uDMAControlAlternateBaseGet is a function pointer located at

ROM_UDMATABLE[21].
```

### **Description:**

This function gets the base address of the second half of the channel control table that holds the alternate control structures for each channel.

### **Returns:**

Returns a pointer to the base address of the second half of the channel control table.

# 32.2.1.17 ROM\_uDMAControlBaseGet

Gets the base address for the channel control table.

## Prototype:

```
void *
ROM uDMAControlBaseGet(void)
```

### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_UDMATABLE is an array of pointers located at ROM_APITABLE[17].
ROM_uDMAControlBaseGet is a function pointer located at ROM_UDMATABLE[9].
```

### **Description:**

This function gets the base address of the channel control table. This table resides in system memory and holds control information for each uDMA channel.

### **Returns:**

Returns a pointer to the base address of the channel control table.

# 32.2.1.18 ROM\_uDMAControlBaseSet

Sets the base address for the channel control table.

# Prototype:

void

ROM\_uDMAControlBaseSet(void \*psControlTable)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAControlBaseSet is a function pointer located at ROM\_UDMATABLE[8].

### Parameters:

*psControlTable* is a pointer to the 1024-byte-aligned base address of the uDMA channel control table.

### **Description:**

This function configures the base address of the channel control table. This table resides in system memory and holds control information for each uDMA channel. The table must be aligned on a 1024-byte boundary. The base address must be configured before any of the channel functions can be used.

The size of the channel control table depends on the number of uDMA channels and the transfer modes that are used. Refer to the introductory text and the microcontroller datasheet for more information about the channel control table.

### Returns:

None.

# 32.2.1.19 ROM\_uDMADisable

Disables the uDMA controller for use.

# Prototype:

```
void
ROM_uDMADisable(void)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMADisable is a function pointer located at ROM\_UDMATABLE[2].

### **Description:**

This function disables the uDMA controller. Once disabled, the uDMA controller cannot operate until re-enabled with ROM\_uDMAEnable().

## **Returns:**

None.

# 32.2.1.20 ROM\_uDMAEnable

Enables the uDMA controller for use.

## Prototype:

```
void
ROM_uDMAEnable(void)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAEnable is a function pointer located at ROM\_UDMATABLE[1].

### **Description:**

This function enables the uDMA controller. The uDMA controller must be enabled before it can be configured and used.

#### **Returns:**

None.

# 32.2.1.21 ROM\_uDMAErrorStatusClear

Clears the uDMA error interrupt.

### Prototype:

void
ROM\_uDMAErrorStatusClear(void)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAErrorStatusClear is a function pointer located at ROM\_UDMATABLE[4].

### **Description:**

This function clears a pending uDMA error interrupt. This function should be called from within the uDMA error interrupt handler to clear the interrupt.

#### **Returns:**

None.

# 32.2.1.22 ROM\_uDMAErrorStatusGet

Gets the uDMA error status.

#### Prototype:

uint32\_t
ROM\_uDMAErrorStatusGet(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAErrorStatusGet is a function pointer located at ROM\_UDMATABLE[3].

### **Description:**

This function returns the uDMA error status. It should be called from within the uDMA error interrupt handler to determine if a uDMA error occurred.

### **Returns:**

Returns non-zero if a uDMA error is pending.

# 32.2.1.23 ROM\_uDMAIntClear

Clears uDMA interrupt status.

### Prototype:

void
ROM\_uDMAIntClear(uint32\_t ui32ChanMask)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAIntClear is a function pointer located at ROM\_UDMATABLE[20].

# **Parameters:**

ui32ChanMask is a 32-bit mask with one bit for each uDMA channel.

## **Description:**

This function clears bits in the uDMA interrupt status register according to which bits are set in *ui32ChanMask*. There is one bit for each channel. If a a bit is set in *ui32ChanMask*, then that corresponding channel's interrupt status is cleared (if it was set).

# Returns:

None.

# 32.2.1.24 ROM\_uDMAIntStatus

Gets the uDMA controller channel interrupt status.

# Prototype:

```
uint32_t
ROM_uDMAIntStatus(void)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAIntStatus is a function pointer located at ROM\_UDMATABLE[19].

## **Description:**

This function is used to get the interrupt status of the uDMA controller. The returned value is a 32-bit bit mask that indicates which channels are requesting an interrupt. This function can be used from within an interrupt handler to determine or confirm which uDMA channel has requested an interrupt.

# **Returns:**

Returns a 32-bit mask which indicates requesting uDMA channels. There is a bit for each channel and a 1 indicates that the channel is requesting an interrupt. Multiple bits can be set.

# 33 USB Controller

Introduction	
Functions	

# 33.1 Introduction

The USB APIs provide a set of functions that are used to access the Tiva USB device, host and/or device, or OTG controllers. The APIs are split into groups according to the functionality provided by the USB controller present in the microcontroller. The groups are the following: USBDev, USBHost, USBOTG, USBEndpoint, USBFIFO and USBDMA. The APIs in the USBDev group are only used with microcontrollers when the controller is operating in Device mode. The APIs in the USBHost group can only be used with microcontrollers when the device is operating in Host mode. The USBOTG APIs are used by microcontrollers with an OTG interface. With USB OTG controllers, once the mode of the USB controller is configured, the device or host APIs is used. The remainder of the APIs are used for both USB host and USB device controllers. The USBEndpoint APIs are used to configure and access the endpoints while the USBFIFO APIs are used to configure the size and location of the FIFOs.

The USB APIs provide all of the functions needed by an application to implement a USB device or USB host stack. The APIs abstract the IN/OUT nature of endpoints based on the type of USB controller that is in use. Any API that uses the IN/OUT terminology complies with the standard USB interpretation of these terms. For example, an OUT endpoint on a microcontroller that has only a device interface actually receives data on this endpoint, while a microcontroller that has a host interface actually transmits data on an OUT endpoint.

Another important fact to understand is that all endpoints in the USB controller, whether host or device, have two "sides" to them, allowing each endpoint to both transmit and receive data. An application can use a single endpoint for both and IN and OUT transactions. For example: In device mode, endpoint 1 can be configured to have BULK IN and BULK OUT handled by endpoint 1. It is important to note that the endpoint number used is the endpoint number reported to the host. For microcontrollers with host controllers, the application can use an endpoint to communicate with both IN and OUT endpoints of different types as well. For example: Endpoint 2 can be used to communicate with one device's interrupt IN endpoint and another device's bulk OUT endpoint at the same time. This configuration effectively gives the application one dedicated control endpoint for IN or OUT control transactions on endpoint 0, and seven IN endpoints and seven OUT endpoints.

The USB controller has a configurable FIFOs in devices that have a USB device controller as well as those that have a host controller. The overall size of the FIFO RAM is 4096 bytes. It is important to note that the first 64 bytes of this memory are dedicated to endpoint 0 for control transactions. The remaining 4032 bytes are configurable however the application desires. The FIFO configuration is usually set at the beginning of the application and not modified once the USB controller is in use. The FIFO configuration uses the ROM\_USBFIFOConfigSet() API to set the starting address and the size of the FIFOs that are dedicated to each endpoint.

Example: FIFO Configuration

```
// 0-64 - endpoint 0 IN/OUT (64 bytes).
//
// 64-576 - endpoint 1 IN (512 bytes).
//
```

```
// 576-1088
               - endpoint 1 OUT
                                   (512 bytes).
11
// 1088-1600
               - endpoint 2 IN
                                   (512 bytes).
11
// FIFO for endpoint 1 IN starts at address 64 and is 512 bytes in size.
11
ROM_USBFIFOConfigSet(USB0_BASE, USB_EP_1, 64, USB_FIF0_SZ_512, USB_EP_DEV_IN);
// FIFO for endpoint 1 OUT starts at address 576 and is 512 bytes in size.
11
ROM_USBFIFOConfigSet(USB0_BASE, USB_EP_1, 576, USB_FIFO_SZ_512, USB_EP_DEV_OUT);
11
// FIFO for endpoint 2 IN starts at address 1088 and is 512 bytes in size.
11
ROM_USBFIFOConfigSet(USB0_BASE, USB_EP_2, 1088, USB_FIFO_SZ_512, USB_EP_DEV_IN);
```

# 33.2 Functions

# Functions

- void ROM\_UpdateUSB (uint8\_t \*pui8USBBootROMInfo)
- void ROM\_USBClockDisable (uint32\_t ui32Base)
- void ROM\_USBClockEnable (uint32\_t ui32Base, uint32\_t ui32Div, uint32\_t ui32Flags)
- uint32\_t ROM\_USBControllerVersion (uint32\_t ui32Base)
- uint32\_t ROM\_USBDevAddrGet (uint32\_t ui32Base)
- void ROM\_USBDevAddrSet (uint32\_t ui32Base, uint32\_t ui32Address)
- void ROM\_USBDevConnect (uint32\_t ui32Base)
- void ROM\_USBDevDisconnect (uint32\_t ui32Base)
- void ROM\_USBDevEndpointConfigGet (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t \*pui32MaxPacketSize, uint32\_t \*pui32Flags)
- void ROM\_USBDevEndpointConfigSet (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32MaxPacketSize, uint32\_t ui32Flags)
- void ROM\_USBDevEndpointDataAck (uint32\_t ui32Base, uint32\_t ui32Endpoint, bool blsLast-Packet)
- void ROM\_USBDevEndpointStall (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Flags)
- void ROM\_USBDevEndpointStallClear (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Flags)
- void ROM\_USBDevEndpointStatusClear (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Flags)
- void ROM\_USBDevLPMConfig (uint32\_t ui32Base, uint32\_t ui32Config)
- void ROM\_USBDevLPMDisable (uint32\_t ui32Base)
- void ROM\_USBDevLPMEnable (uint32\_t ui32Base)
- void ROM\_USBDevLPMRemoteWake (uint32\_t ui32Base)
- void ROM\_USBDevMode (uint32\_t ui32Base)
- uint32\_t ROM\_USBDevSpeedGet (uint32\_t ui32Base)
- void \* ROM\_USBDMAChannelAddressGet (uint32\_t ui32Base, uint32\_t ui32Channel)

- void ROM\_USBDMAChannelAddressSet (uint32\_t ui32Base, uint32\_t ui32Channel, void \*pvAddress)
- void ROM\_USBDMAChannelConfigSet (uint32\_t ui32Base, uint32\_t ui32Channel, uint32\_t ui32Endpoint, uint32\_t ui32Config)
- uint32\_t ROM\_USBDMAChannelCountGet (uint32\_t ui32Base, uint32\_t ui32Channel)
- void ROM\_USBDMAChannelCountSet (uint32\_t ui32Base, uint32\_t ui32Channel, uint32\_t ui32Count)
- void ROM\_USBDMAChannelDisable (uint32\_t ui32Base, uint32\_t ui32Channel)
- void ROM\_USBDMAChannelEnable (uint32\_t ui32Base, uint32\_t ui32Channel)
- void ROM\_USBDMAChannelIntDisable (uint32\_t ui32Base, uint32\_t ui32Channel)
- void ROM\_USBDMAChannelIntEnable (uint32\_t ui32Base, uint32\_t ui32Channel)
- uint32\_t ROM\_USBDMAChannelIntStatus (uint32\_t ui32Base)
- uint32\_t ROM\_USBDMAChannelStatus (uint32\_t ui32Base, uint32\_t ui32Channel)
- void ROM\_USBDMAChannelStatusClear (uint32\_t ui32Base, uint32\_t ui32Channel, uint32\_t ui32Status)
- uint32\_t ROM\_USBDMANumChannels (uint32\_t ui32Base)
- endif uint32\_t ROM\_USBEndpointDataAvail (uint32\_t ui32Base, uint32\_t ui32Endpoint)
- int32\_t ROM\_USBEndpointDataGet (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint8\_t \*pui8Data, uint32\_t \*pui32Size)
- int32\_t ROM\_USBEndpointDataPut (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint8\_t \*pui8Data, uint32\_t ui32Size)
- int32\_t ROM\_USBEndpointDataSend (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32TransType)
- void ROM\_USBEndpointDataToggleClear (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Flags)
- if void ROM\_USBEndpointDMAChannel (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Channel)
- if void ROM\_USBEndpointDMAConfigSet (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Config)
- void ROM\_USBEndpointDMADisable (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Flags)
- void ROM\_USBEndpointDMAEnable (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Flags)
- void ROM\_USBEndpointPacketCountSet (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Count)
- uint32\_t ROM\_USBEndpointStatus (uint32\_t ui32Base, uint32\_t ui32Endpoint)
- uint32\_t ROM\_USBFIFOAddrGet (uint32\_t ui32Base, uint32\_t ui32Endpoint)
- void ROM\_USBFIFOConfigGet (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t \*pui32FIFOAddress, uint32\_t \*pui32FIFOSize, uint32\_t ui32Flags)
- void ROM\_USBFIFOConfigSet (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32FIFOAddress, uint32\_t ui32FIFOSize, uint32\_t ui32Flags)
- void ROM\_USBFIFOFlush (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Flags)
- uint32\_t ROM\_USBFrameNumberGet (uint32\_t ui32Base)
- void ROM\_USBHighSpeed (uint32\_t ui32Base, bool bEnable)
- uint32\_t ROM\_USBHostAddrGet (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Flags)
- void ROM\_USBHostAddrSet (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Addr, uint32\_t ui32Flags)

- void ROM\_USBHostEndpointConfig (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32MaxPayload, uint32\_t ui32NAKPollInterval, uint32\_t ui32TargetEndpoint, uint32\_t ui32Flags)
- void ROM\_USBHostEndpointDataAck (uint32\_t ui32Base, uint32\_t ui32Endpoint)
- void ROM\_USBHostEndpointDataToggle (uint32\_t ui32Base, uint32\_t ui32Endpoint, bool bDataToggle, uint32\_t ui32Flags)
- void ROM\_USBHostEndpointPing (uint32\_t ui32Base, uint32\_t ui32Endpoint, bool bEnable)
- void ROM\_USBHostEndpointSpeed (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Flags)
- void ROM\_USBHostEndpointStatusClear (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Flags)
- uint32\_t ROM\_USBHostHubAddrGet (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Flags)
- void ROM\_USBHostHubAddrSet (uint32\_t ui32Base, uint32\_t ui32Endpoint, uint32\_t ui32Addr, uint32\_t ui32Flags)
- void ROM\_USBHostLPMConfig (uint32\_t ui32Base, uint32\_t ui32ResumeTime, uint32\_t ui32Config)
- void ROM\_USBHostLPMResume (uint32\_t ui32Base)
- void ROM\_USBHostLPMSend (uint32\_t ui32Base, uint32\_t ui32Address, uint32\_t ui32Endpoint)
- endif void ROM\_USBHostMode (uint32\_t ui32Base)
- void ROM\_USBHostPwrConfig (uint32\_t ui32Base, uint32\_t ui32Flags)
- void ROM\_USBHostPwrDisable (uint32\_t ui32Base)
- void ROM\_USBHostPwrEnable (uint32\_t ui32Base)
- void ROM\_USBHostPwrFaultDisable (uint32\_t ui32Base)
- void ROM\_USBHostPwrFaultEnable (uint32\_t ui32Base)
- void ROM\_USBHostRequestIN (uint32\_t ui32Base, uint32\_t ui32Endpoint)
- void ROM\_USBHostRequestINClear (uint32\_t ui32Base, uint32\_t ui32Endpoint)
- void ROM\_USBHostRequestStatus (uint32\_t ui32Base)
- void ROM\_USBHostReset (uint32\_t ui32Base, bool bStart)
- void ROM\_USBHostResume (uint32\_t ui32Base, bool bStart)
- uint32\_t ROM\_USBHostSpeedGet (uint32\_t ui32Base)
- void ROM\_USBHostSuspend (uint32\_t ui32Base)
- void ROM\_USBIntDisableControl (uint32\_t ui32Base, uint32\_t ui32Flags)
- void ROM\_USBIntDisableEndpoint (uint32\_t ui32Base, uint32\_t ui32Flags)
- void ROM\_USBIntEnableControl (uint32\_t ui32Base, uint32\_t ui32Flags)
- void ROM\_USBIntEnableEndpoint (uint32\_t ui32Base, uint32\_t ui32Flags)
- uint32\_t ROM\_USBIntStatusControl (uint32\_t ui32Base)
- uint32\_t ROM\_USBIntStatusEndpoint (uint32\_t ui32Base)
- void ROM\_USBLPMIntDisable (uint32\_t ui32Base, uint32\_t ui32Ints)
- void ROM\_USBLPMIntEnable (uint32\_t ui32Base, uint32\_t ui32Ints)
- uint32\_t ROM\_USBLPMIntStatus (uint32\_t ui32Base)
- uint32\_t ROM\_USBLPMLinkStateGet (uint32\_t ui32Base)
- bool ROM\_USBLPMRemoteWakeEnabled (uint32\_t ui32Base)
- void ROM\_USBModeConfig (uint32\_t ui32Base, uint32\_t ui32Mode)
- uint32\_t ROM\_USBModeGet (uint32\_t ui32Base)
- uint32\_t ROM\_USBNumEndpointsGet (uint32\_t ui32Base)

- void ROM\_USBOTGMode (uint32\_t ui32Base)
- void ROM\_USBOTGSessionRequest (uint32\_t ui32Base, bool bStart)
- void ROM\_USBPHYPowerOff (uint32\_t ui32Base)
- void ROM\_USBPHYPowerOn (uint32\_t ui32Base)
- void ROM\_USBULPIConfig (uint32\_t ui32Base, uint32\_t ui32Config)
- void ROM\_USBULPIDisable (uint32\_t ui32Base)
- void ROM\_USBULPIEnable (uint32\_t ui32Base)
- uint8\_t ROM\_USBULPIRegRead (uint32\_t ui32Base, uint8\_t ui8Reg)
- void ROM\_USBULPIRegWrite (uint32\_t ui32Base, uint8\_t ui8Reg, uint8\_t ui8Data)

# 33.2.1 Function Documentation

# 33.2.1.1 ROM\_UpdateUSB

Starts an update over the USB interface.

# Prototype:

```
void
ROM_UpdateUSB(uint8_t *pui8USBBootROMInfo)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_UpdateUSB is a function pointer located at ROM\_USBTABLE[58].

### **Parameters:**

*pui8USBBootROMInfo* is a pointer to an array containing the values that are used to customize the USB interface.

#### Description:

Calling this function commences an update of the firmware via the USB interface. This function assumes that the USB interface has already been configured and the device is being clocked by the PLL. By using the *pui8USBBootROMInfo*, the vendor ID, product ID, bus- versus self-powered, maximum power, device version, and USB strings can be customized.

### **Returns:**

Never returns.

# 33.2.1.2 ROM\_USBClockDisable

Disables the clocking of the USB controller's PHY.

# Prototype:

void
ROM\_USBClockDisable(uint32\_t ui32Base)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBClockDisable is a function pointer located at ROM\_USBTABLE[62].

## Parameters:

ui32Base specifies the USB module base address.

### **Description:**

This function disables the USB PHY clock input or output.

**Example:** Disable the USB PHY clock input.

//
// Disable clocking of the USB controller's PHY.
//
USBClockDisable(USB0\_BASE);

#### Note:

The ability to configure the USB PHY clock is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

#### **Returns:**

None.

# 33.2.1.3 ROM\_USBClockEnable

Configures and enables the clocking to the USB controller's PHY.

### Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBClockEnable is a function pointer located at ROM\_USBTABLE[63].

### Parameters:

ui32Base specifies the USB module base address.ui32Div specifies the divider for the input clockui32Flags specifies which clock to use for the USB clock.

# **Description:**

This function configures and enables the USB PHY clock as an input to the USB controller or as and output to an externally connect USB PHY. The *ui32Flags* parameter specifies the clock source with the following values:

- USB\_CLOCK\_INTERNAL uses the internal clock for the USB PHY clock source.
- USB\_CLOCK\_EXTERNAL specifies that the USB0CLK input pin is used as the USB PHY clock source.

The *ui32Div* parameter is used to specify a divider for the internal clock if the **USB\_CLOCK\_INTERNAL** is specified and is ignored if **USB\_CLOCK\_EXTERNAL** is specified. When the **USB\_CLOCK\_INTERNAL** is specified, the *ui32Div* value must be set so that the PLL\_VCO/*ui32Div* results in a 60-MHz clock.

**Example:** Enable the USB clock with a 480-MHz PLL setting.

```
//
// Enable the USB clock using a 480-MHz PLL.
// (480-MHz/8 = 60-MHz)
//
USBClockEnable(USB0_BASE, 8, USB_CLOCK_INTERNAL);
```

#### Note:

The ability to configure the USB PHY clock input is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

#### **Returns:**

None.

# 33.2.1.4 ROM\_USBControllerVersion

Returns the version of the USB controller.

# Prototype:

```
uint32_t
ROM_USBControllerVersion(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBControllerVersion is a function pointer located at ROM\_USBTABLE[64].

## Parameters:

ui32Base specifies the USB module base address.

# **Description:**

This function returns the version number of the USB controller, which can be be used to adjust for slight differences between the USB controllers in the Tiva family. The values that are returned are USB\_CONTROLLER\_VER\_0 and USB\_CONTROLLER\_VER\_1.

#### Note:

The most significant difference between USB\_CONTROLLER\_VER\_0 and USB\_CONTROLLER\_VER\_1 is that USB\_CONTROLLER\_VER\_1 supports the USB controller's own bus master DMA controller, while the USB\_CONTROLLER\_VER\_0 only supports using the uDMA controller with the USB module.

Example: Get the version of the Tiva USB controller.

```
uint32_t ui32Version;
```

```
//
// Retrieve the version of the Tiva USB controller.
//
ui32Version = USBControllerVersion(USB0_BASE);
```

#### **Returns:**

This function returns one of the **USB\_CONTROLLER\_VER\_** values.

# 33.2.1.5 ROM\_USBDevAddrGet

Returns the current device address in device mode.

#### Prototype:

uint32\_t
ROM\_USBDevAddrGet(uint32\_t ui32Base)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevAddrGet is a function pointer located at ROM\_USBTABLE[1].

#### Parameters:

ui32Base specifies the USB module base address.

### **Description:**

This function returns the current device address. This address was set by a call to ROM\_USBDevAddrSet().

#### Note:

This function must only be called in device mode.

#### **Returns:**

The current device address.

# 33.2.1.6 ROM\_USBDevAddrSet

Sets the address in device mode.

### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevAddrSet is a function pointer located at ROM\_USBTABLE[2].

### Parameters:

*ui32Base* specifies the USB module base address. *ui32Address* is the address to use for a device.

# **Description:**

This function configures the device address on the USB bus. This address was likely received via a SET ADDRESS command from the host controller.

# Note:

This function must only be called in device mode.

### **Returns:**

None.

# 33.2.1.7 ROM\_USBDevConnect

Connects the USB controller to the bus in device mode.

# Prototype:

void
ROM\_USBDevConnect(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevConnect is a function pointer located at ROM\_USBTABLE[3].

### Parameters:

ui32Base specifies the USB module base address.

### **Description:**

This function causes the soft connect feature of the USB controller to be enabled. Call ROM\_USBDevDisconnect() to remove the USB device from the bus.

### Note:

This function must only be called in device mode.

## **Returns:**

None.

# 33.2.1.8 ROM\_USBDevDisconnect

Removes the USB controller from the bus in device mode.

# Prototype:

void ROM USBDevDisconnect(uint32 t ui32Base)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevDisconnect is a function pointer located at ROM\_USBTABLE[4].

### Parameters:

ui32Base specifies the USB module base address.

### **Description:**

This function causes the soft connect feature of the USB controller to remove the device from the USB bus. A call to ROM\_USBDevConnect() is needed to reconnect to the bus.

### Note:

This function must only be called in device mode.

### **Returns:**

None.

# 33.2.1.9 ROM\_USBDevEndpointConfigGet

Gets the current configuration for an endpoint.

### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevEndpointConfigGet is a function pointer located at ROM\_USBTABLE[41].

# Parameters:

ui32Base specifies the USB module base address.

ui32Endpoint is the endpoint to access.

- *pui32MaxPacketSize* is a pointer which is written with the maximum packet size for this endpoint.
- pui32Flags is a pointer which is written with the current endpoint settings. On entry to the function, this pointer must contain either USB\_EP\_DEV\_IN or USB\_EP\_DEV\_OUT to indicate whether the IN or OUT endpoint is to be queried.

### **Description:**

This function returns the basic configuration for an endpoint in device mode. The values returned in *\*pui32MaxPacketSize* and *\*pui32Flags* are equivalent to the *ui32MaxPacketSize* and *ui32Flags* previously passed to ROM\_USBDevEndpointConfigSet() for this endpoint.

### Note:

This function must only be called in device mode.

### **Returns:**

None.

# 33.2.1.10 ROM\_USBDevEndpointConfigSet

Sets the configuration for an endpoint.

### Prototype:

void

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevEndpointConfigSet is a function pointer located at ROM\_USBTABLE[5].

ui32Base specifies the USB module base address.

ui32Endpoint is the endpoint to access.

ui32MaxPacketSize is the maximum packet size for this endpoint.

ui32Flags are used to configure other endpoint settings.

# Description:

This function sets the basic configuration for an endpoint in device mode. Endpoint zero does not have a dynamic configuration, so this function must not be called for endpoint zero. The *ui32Flags* parameter determines some of the configuration while the other parameters provide the rest.

The USB\_EP\_MODE\_ flags define what the type is for the given endpoint.

- USB\_EP\_MODE\_CTRL is a control endpoint.
- **USB\_EP\_MODE\_ISOC** is an isochronous endpoint.
- USB\_EP\_MODE\_BULK is a bulk endpoint.
- USB\_EP\_MODE\_INT is an interrupt endpoint.

When configuring an IN endpoint, the **USB\_EP\_AUTO\_SET** bit can be specified to cause the automatic transmission of data on the USB bus as soon as *ui32MaxPacketSize* bytes of data are written into the FIFO for this endpoint.

When configuring an OUT endpoint, the **USB\_EP\_AUTO\_REQUEST** bit is specified to trigger the request for more data once the FIFO has been drained enough to receive *ui32MaxPacketSize* more bytes of data. Also for OUT endpoints, the **USB\_EP\_AUTO\_CLEAR** bit can be used to clear the data packet ready flag automatically once the data has been read from the FIFO. If this option is not used, this flag must be manually cleared via a call to ROM\_USBDevEndpointStatusClear(). Both of these settings can be used to remove the need for extra calls when using the controller in DMA mode.

# Note:

This function must only be called in device mode.

# **Returns:**

None.

# 33.2.1.11 ROM\_USBDevEndpointDataAck

Acknowledge that data was read from the given endpoint's FIFO in device mode.

# Prototype:

void

```
ROM_USBDevEndpointDataAck(uint32_t ui32Base,
uint32_t ui32Endpoint,
bool bIsLastPacket)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevEndpointDataAck is a function pointer located at ROM\_USBTABLE[6].

ui32Base specifies the USB module base address.ui32Endpoint is the endpoint to access.blsLastPacket indicates if this packet is the last one.

## **Description:**

This function acknowledges that the data was read from the endpoint's FIFO. The *blsLast*-*Packet* parameter is set to a **true** value if this is the last in a series of data packets on endpoint zero. The *blsLastPacket* parameter is not used for endpoints other than endpoint zero. This call can be used if processing is required between reading the data and acknowledging that the data has been read.

## Note:

This function must only be called in device mode.

## Returns:

None.

# 33.2.1.12 ROM\_USBDevEndpointStall

Stalls the specified endpoint in device mode.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevEndpointStall is a function pointer located at ROM\_USBTABLE[7].

## **Parameters:**

ui32Base specifies the USB module base address.ui32Endpoint specifies the endpoint to stall.ui32Flags specifies whether to stall the IN or OUT endpoint.

### **Description:**

This function causes the endpoint number passed in to go into a stall condition. If the *ui32Flags* parameter is **USB\_EP\_DEV\_IN**, then the stall is issued on the IN portion of this endpoint. If the *ui32Flags* parameter is **USB\_EP\_DEV\_OUT**, then the stall is issued on the OUT portion of this endpoint.

# Note:

This function must only be called in device mode.

### **Returns:**

None.

# 33.2.1.13 ROM\_USBDevEndpointStallClear

Clears the stall condition on the specified endpoint in device mode.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevEndpointStallClear is a function pointer located at ROM\_USBTABLE[8].

### Parameters:

ui32Base specifies the USB module base address.

ui32Endpoint specifies which endpoint to remove the stall condition.

*ui32Flags* specifies whether to remove the stall condition from the IN or the OUT portion of this endpoint.

## **Description:**

This function causes the endpoint number passed in to exit the stall condition. If the *ui32Flags* parameter is **USB\_EP\_DEV\_IN**, then the stall is cleared on the IN portion of this endpoint. If the *ui32Flags* parameter is **USB\_EP\_DEV\_OUT**, then the stall is cleared on the OUT portion of this endpoint.

### Note:

This function must only be called in device mode.

# **Returns:**

None.

# 33.2.1.14 ROM\_USBDevEndpointStatusClear

Clears the status bits in this endpoint in device mode.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevEndpointStatusClear is a function pointer located at ROM\_USBTABLE[9].

## Parameters:

ui32Base specifies the USB module base address.ui32Endpoint is the endpoint to access.ui32Flags are the status bits that are cleared.

### **Description:**

This function clears the status of any bits that are passed in the *ui32Flags* parameter. The *ui32Flags* parameter can take the value returned from the ROM\_USBEndpointStatus() call.

### Note:

This function must only be called in device mode.

#### **Returns:**

None.

# 33.2.1.15 ROM\_USBDevLPMConfig

Configures the USB device mode response to LPM requests.

### Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevLPMConfig is a function pointer located at ROM\_USBTABLE[65].

### Parameters:

ui32Base specifies the USB module base address.

ui32Config is the combination of configuration options for LPM transactions in device mode.

### **Description:**

This function sets the global configuration options for LPM transactions in device mode and must be called before ever calling ROM\_USBDevLPMEnable(). The configuration options in device mode are specified in the *ui32Config* parameter and include one of the following:

- **USB\_DEV\_LPM\_NONE** disables the USB controller from responding to LPM transactions.
- USB\_DEV\_LPM\_EN enables the USB controller to respond to LPM and extended transactions.
- USB\_DEV\_LPM\_EXTONLY enables the USB controller to respond to extended transactions, but not LPM transactions.

The *ui32Config* option can also optionally include the **USB\_DEV\_LPM\_NAK** value to cause the USB controller to NAK all transactions other than an LPM transaction once the USB controller is in LPM suspend mode. If this value is not included in the *ui32Config* parameter, the USB controller does not respond in suspend mode.

The USB controller does not enter LPM suspend mode until the application calls the ROM\_USBDevLPMEnable() function.

**Example:** Enable LPM transactions and NAK while in LPM suspend mode.

```
//
// Enable LPM transactions and NAK while in LPM suspend mode.
//
USBDevLPMConfig(USB0_BASE, USB_DEV_LPM_NAK | USB_DEV_LPM_EN);
```

Note:

The USB LPM feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

### **Returns:**

None.

# 33.2.1.16 ROM\_USBDevLPMDisable

Disables the USB controller from responding to LPM suspend requests.

## Prototype:

void
ROM\_USBDevLPMDisable(uint32\_t ui32Base)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevLPMDisable is a function pointer located at ROM\_USBTABLE[66].

# Parameters:

ui32Base specifies the USB module base address.

### **Description:**

This function disables the USB controller from responding to LPM transactions. When the device enters LPM L1 mode, the USB controller automatically disables responding to further LPM transactions.

## Note:

If LPM transactions were enabled before calling this function, then an LPM request can still occur before this function returns. As a result, the application must continue to handle LPM requests until this function returns.

### Example: Disable LPM suspend mode.

//
// Disable LPM suspend mode.
//
USBDevLPMDisable(USB0\_BASE);

### Note:

The USB LPM feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

# **Returns:**

None.

# 33.2.1.17 ROM\_USBDevLPMEnable

Enables the USB controller to respond to LPM suspend requests.

## Prototype:

```
void
ROM_USBDevLPMEnable(uint32_t ui32Base)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevLPMEnable is a function pointer located at ROM\_USBTABLE[67].

# Parameters:

ui32Base specifies the USB module base address.

## **Description:**

This function is used to automatically respond to an LPM sleep request from the USB host controller. If there is no data pending in any transmit FIFOs, then the USB controller acknowledges the packet and enters the LPM L1 state and generate the **USB\_INTLPM\_ACK** interrupt. If the USB controller has pending transmit data in at least one FIFO, then the USB controller responds with NYET and signals the **USB\_INTLPM\_INCOMPLETE** or **USB\_INTLPM\_NYET** depending on if data is pending in receive or transmit FIFOs. A call to ROM\_USBDevLPMEnable() is required after every LPM resume event to re-enable LPM mode.

Example: Enable LPM suspend mode.

```
//
// Enable LPM suspend mode.
//
USBDevLPMEnable(USB0_BASE);
```

## Note:

The USB LPM feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

# **Returns:**

None.

# 33.2.1.18 ROM\_USBDevLPMRemoteWake

Initiates remote wake signaling to request the device to leave LPM suspend mode.

# Prototype:

void

ROM\_USBDevLPMRemoteWake(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevLPMRemoteWake is a function pointer located at ROM\_USBTABLE[68].

# Parameters:

ui32Base specifies the USB module base address.

### **Description:**

This function initiates remote wake signaling to request that the host wake a device that has entered an LPM-triggered low power mode.

Example: Initiate remote wake signaling.

//
// Initiate remote wake signaling.
//
USBDevLPMRemoteWake(USB0\_BASE);

## Note:

This function must only be called in device mode.

The USB LPM feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

## **Returns:**

None.

# 33.2.1.19 ROM\_USBDevMode

Change the mode of the USB controller to device.

## Prototype:

void
ROM\_USBDevMode(uint32\_t ui32Base)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevMode is a function pointer located at ROM\_USBTABLE[55].

### Parameters:

ui32Base specifies the USB module base address.

## **Description:**

This function changes the mode of the USB controller to device mode.

### Note:

This function must only be called on microcontrollers that support OTG operation and have the DEVMODOTG bit in the USBGPCS register.

#### Returns:

None.

# 33.2.1.20 ROM\_USBDevSpeedGet

Returns the current speed of the USB controller in device mode.

## Prototype:

```
uint32_t
ROM_USBDevSpeedGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevSpeedGet is a function pointer located at ROM\_USBTABLE[69].

ui32Base specifies the USB module base address.

#### **Description:**

This function returns the operating speed of the connection to the USB host controller. This function returns either **USB\_HIGH\_SPEED** or **USB\_FULL\_SPEED** to indicate the connection speed in device mode.

Example: Get the USB connection speed.

```
//
// Get the connection speed of the USB controller.
//
USBDevSpeedGet(USB0_BASE);
```

### Note:

This function must only be called in device mode.

### **Returns:**

Returns either USB\_HIGH\_SPEED or USB\_FULL\_SPEED.

# 33.2.1.21 ROM\_USBDMAChannelAddressGet

Returns the source or destination address for a given USB controller's DMA channel.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDMAChannelAddressGet is a function pointer located at ROM\_USBTABLE[70].

### Parameters:

*ui32Base* specifies the USB module base address. *ui32Channel* specifies the USB DMA channel.

## **Description:**

This function returns the DMA address for the channel number specified in the *ui32Channel* parameter. The *ui32Channel* value is a zero-based index of the DMA channel to query. This function must not be used on devices that return **USB\_CONTROLLER\_VER\_0** from the ROM\_USBControllerVersion() function.

**Example:** Get the transfer address for USB DMA channel 1.

```
void *pvBuffer;
//
// Retrieve the current DMA address for channel 1.
//
pvBuffer = USBDMAChannelAddressGet(USB0_BASE, 1);
```

### Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has a DMA controller or if it must use the uDMA controller for DMA transfers.

## **Returns:**

The current DMA address for a USB DMA channel.

# 33.2.1.22 ROM\_USBDMAChannelAddressSet

Sets the source or destination address for a USB DMA transfer on a given channel.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDMAChannelAddressSet is a function pointer located at ROM\_USBTABLE[71].

## Parameters:

*ui32Base* specifies the USB module base address.*ui32Channel* specifies which DMA channel to configure.*pvAddress* specifies the source or destination address for the USB DMA transfer.

# **Description:**

This function sets the source or destination address for the USB DMA channel number specified in the *ui32Channel* parameter. The *ui32Channel* value is a zero-based index of the USB DMA channel. The *pvAddress* parameter is a source address if the transfer type for the DMA channel is transmit and a destination address if the transfer type is receive.

Example: Set the transfer address for USB DMA channel 1.

```
void *pvBuffer;
//
// Set the address for USB DMA channel 1.
//
USBDMAChannelAddressSet(USB0_BASE, 1, pvBuffer);
```

### Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has a DMA controller or if it must use the uDMA controller for DMA transfers.

### **Returns:**

None.

# 33.2.1.23 ROM\_USBDMAChannelConfigSet

Assigns and configures an endpoint to a given USB DMA channel.

# Prototype:

```
void
ROM_USBDMAChannelConfigSet(uint32_t ui32Base,
```

uint32\_t ui32Channel, uint32\_t ui32Endpoint, uint32\_t ui32Config)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDMAChannelConfigSet is a function pointer located at ROM\_USBTABLE[72].

### Parameters:

ui32Base specifies the USB module base address.
ui32Channel specifies which DMA channel to access.
ui32Endpoint is the endpoint to assign to the USB DMA channel.
ui32Config is used to specify the configuration of the USB DMA channel.

### **Description:**

This function assigns an endpoint and configures the settings for a USB DMA channel. The *ui32Endpoint* parameter is one of the **USB\_EP\_**\* values and the *ui32Channel* value is a zero-based index of the DMA channel to configure. The *ui32Config* parameter is a combination of the **USB\_DMA\_CFG\_**\* values using the following guidelines.

Use one of the following to set the DMA burst mode:

- USB\_DMA\_CFG\_BURST\_NONE disables bursting.
- USB\_DMA\_CFG\_BURST\_4 sets the DMA burst size to 4 words.
- USB\_DMA\_CFG\_BURST\_8 sets the DMA burst size to 8 words.
- **USB\_DMA\_CFG\_BURST\_16** sets the DMA burst size to 16 words.

Use one of the following to set the DMA mode:

- USB\_DMA\_CFG\_MODE\_0 is typically used when only a single packet is being sent via DMA and triggers one completion interrupt per packet.
- USB\_DMA\_CFG\_MODE\_1 is typically used when multiple packets are being sent via DMA and triggers one completion interrupt per transfer.

Use one of the following to set the direction of the transfer:

- USB\_DMA\_CFG\_DIR\_RX selects a DMA transfer from the endpoint to a memory location.
- USB\_DMA\_CFG\_DIR\_TX selects a DMA transfer to the endpoint from a memory location.

The following two optional settings allow an application to immediately enable the DMA transfer and/or DMA interrupts when configuring the DMA channel:

- USB\_DMA\_CFG\_INT\_EN enables interrupts for this channel immediately so that an added call to ROM\_USBDMAChannelIntEnable() is not necessary.
- USB\_DMA\_CFG\_EN enables the DMA channel immediately so that an added call to ROM\_USBDMAChannelEnable() is not necessary.

**Example:** Assign channel 0 to endpoint 1 in DMA mode 0, 4 word burst, enable interrupts and immediately enable the transfer.

```
//
// Assign channel 0 to endpoint 1 in DMA mode 0, 4 word bursts,
// enable interrupts and immediately enable the transfer.
//
USBDMAChannelConfigSet(USB0_BASE, 0, USB_EP_1,
```

```
(USB_DMA_CFG_BURST_4 | USB_DMA_CFG_MODE0 |
USB_DMA_CFG_DIR_RX | USB_DMA_CFG_INT_EN |
USB_DMA_CFG_EN));
```

#### Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has a DMA controller or if it must use the uDMA controller for DMA transfers.

## Returns:

None.

# 33.2.1.24 ROM\_USBDMAChannelCountGet

Returns the transfer count for a USB DMA channel.

### Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDMAChannelCountGet is a function pointer located at ROM\_USBTABLE[77].

### Parameters:

*ui32Base* specifies the USB module base address. *ui32Channel* specifies which DMA channel to access.

### **Description:**

This function returns the USB DMA transfer count in bytes for the channel number specified in the *ui32Channel* parameter. The *ui32Channel* value is a zero-based index of the DMA channel to query.

**Example:** Get the transfer count for USB DMA channel 1.

```
uint32_t ui32Count;
//
// Get the transfer count for USB DMA channel 1.
//
ui32Count = USBDMAChannelCountGet(USB0_BASE, 1);
```

### Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has a DMA controller or if it must use the uDMA controller for DMA transfers.

#### **Returns:**

The current count for a USB DMA channel.

# 33.2.1.25 ROM\_USBDMAChannelCountSet

Sets the transfer count for a USB DMA channel.

## Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDMAChannelCountSet is a function pointer located at ROM\_USBTABLE[78].

## Parameters:

*ui32Base* specifies the USB module base address. *ui32Channel* specifies which DMA channel to access. *ui32Count* specifies the number of bytes to transfer.

## **Description:**

This function sets the USB DMA transfer count in bytes for the channel number specified in the *ui32Channel* parameter. The *ui32Channel* value is a zero-based index of the DMA channel.

Example: Set the transfer count to 512 bytes for USB DMA channel 1.

```
//
// Set the transfer count to 512 bytes for USB DMA channel 1.
//
USBDMAChannelCountSet(USB0_BASE, 1, 512);
```

#### Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has a DMA controller or if it must use the uDMA controller for DMA transfers.

# **Returns:**

None.

# 33.2.1.26 ROM\_USBDMAChannelDisable

Disables USB DMA for a given channel.

### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDMAChannelDisable is a function pointer located at ROM\_USBTABLE[73].

# Parameters:

*ui32Base* specifies the USB module base address. *ui32Channel* specifies the USB DMA channel to disable.

## **Description:**

This function disables the USB DMA channel passed in the *ui32Channel* parameter. The *ui32Channel* parameter is a zero-based index of the DMA channel.

**Example:** Disable USB DMA channel 2.

```
//
// Disable USB DMA channel 2.
//
USBDMAChannelDisable(2);
```

#### Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has a DMA controller or if it must use the uDMA controller for DMA transfers.

## **Returns:**

None.

# 33.2.1.27 ROM\_USBDMAChannelEnable

Enables USB DMA for a given channel.

### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDMAChannelEnable is a function pointer located at ROM\_USBTABLE[74].

# Parameters:

*ui32Base* specifies the USB module base address. *ui32Channel* specifies the USB DMA channel to enable.

### **Description:**

This function enables the USB DMA channel passed in the *ui32Channel* parameter. The *ui32Channel* value is a zero-based index of the USB DMA channel.

Example: Enable USB DMA channel 2.

```
//
// Enable USB DMA channel 2.
//
USBDMAChannelEnable(2);
```

### Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has a DMA controller or if it must use the uDMA controller for DMA transfers.

#### **Returns:**

None.

# 33.2.1.28 ROM\_USBDMAChannelIntDisable

Disable interrupts for a given USB DMA channel.

### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDMAChannelIntDisable is a function pointer located at ROM\_USBTABLE[75].

## **Parameters:**

*ui32Base* specifies the USB module base address. *ui32Channel* specifies which USB DMA channel interrupt to disable.

### **Description:**

This function disables the USB DMA channel interrupt based on the *ui32Channel* parameter. The *ui32Channel* value is a zero-based index of the USB DMA channel.

**Example:** Disable the USB DMA channel 3 interrupt.

```
//
// Disable the USB DMA channel 3 interrupt
//
USBDMAChannelIntDisable(USB0_BASE, 3);
```

### Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has a DMA controller or if it must use the uDMA controller for DMA transfers.

## Returns:

None.

# 33.2.1.29 ROM\_USBDMAChannelIntEnable

Enable interrupts for a given USB DMA channel.

## Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDMAChannelIntEnable is a function pointer located at ROM\_USBTABLE[76].

### **Parameters:**

*ui32Base* specifies the USB module base address. *ui32Channel* specifies which DMA channel interrupt to enable.

# **Description:**

This function enables the USB DMA channel interrupt based on the *ui32Channel* parameter. The *ui32Channel* value is a zero-based index of the USB DMA channel. Once enabled, the ROM\_USBDMAChannelIntStatus() function returns if a DMA channel has generated an interrupt.

Example: Enable the USB DMA channel 3 interrupt.

//
// Enable the USB DMA channel 3 interrupt
//
USBDMAChannelIntEnable(USB0\_BASE, 3);

## Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has a DMA controller or if it must use the uDMA controller for DMA transfers.

#### **Returns:**

None.

# 33.2.1.30 ROM\_USBDMAChannelIntStatus

Return the current status of the USB DMA interrupts.

### Prototype:

```
uint32_t
ROM_USBDMAChannelIntStatus(uint32_t ui32Base)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDMAChannelIntStatus is a function pointer located at ROM\_USBTABLE[79].

### Parameters:

ui32Base specifies the USB module base address.

# **Description:**

This function returns the current bit-mapped interrupt status for all USB DMA channel interrupt sources. Calling this function automatically clears all currently pending USB DMA interrupts.

#### Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has a DMA controller or if it must use the uDMA controller for DMA transfers.

Example: Get the pending USB DMA interrupts.

```
uint32_t ui32Ints;
//
// Get the pending USB DMA interrupts.
//
ui32Ints = USBDMAChannelIntStatus(USB0_BASE);
```

#### Returns:

The bit-mapped interrupts for the DMA channels.

# 33.2.1.31 ROM\_USBDMAChannelStatus

Returns the current status for a USB DMA channel.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDMAChannelStatus is a function pointer located at ROM\_USBTABLE[80].

### Parameters:

ui32Base specifies the USB module base address. ui32Channel specifies which DMA channel to query.

## **Description:**

This function returns the current status for the USB DMA channel specified by the *ui32Channel* parameter. The *ui32Channel* value is a zero-based index of the USB DMA channel to query.

Example: Get the current USB DMA status for channel 2.

```
uint32_t ui32Status;
//
// Get the current USB DMA status for channel 2.
//
ui32Status = USBDMAChannelStatus(USB0_BASE, 2);
```

### Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has a DMA controller or if it must use the uDMA controller for DMA transfers.

#### **Returns:**

Returns zero or USB\_DMACTL0\_ERR if there is a pending error condition on a DMA channel.

# 33.2.1.32 ROM\_USBDMAChannelStatusClear

Clears the USB DMA status for a given channel.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDMAChannelStatusClear is a function pointer located at ROM\_USBTABLE[81].

#### Parameters:

ui32Base specifies the USB module base address.

*ui32Channel* specifies which DMA channel to clear. *ui32Status* holds the status bits to clear.

### **Description:**

This function clears the USB DMA channel status for the channel specified by the *ui32Channel* parameter. The *ui32Channel* value is a zero-based index of the USB DMA channel to query. The *ui32Status* parameter specifies the status bits to clear and must be the valid values that are returned from a call to the ROM\_USBDMAChannelStatus() function.

**Example:** Clear the current USB DMA status for channel 2.

```
//
// Clear the any pending USB DMA status for channel 2.
//
USBDMAChannelStatusClear(USB0_BASE, 2, USBDMAChannelStatus(USB0_BASE, 2));
```

#### Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has a DMA controller or if it must use the uDMA controller for DMA transfers.

#### **Returns:**

None.

# 33.2.1.33 ROM\_USBDMANumChannels

Returns the available number of integrated USB DMA channels.

### Prototype:

```
uint32_t
ROM_USBDMANumChannels(uint32_t ui32Base)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDMANumChannels is a function pointer located at ROM\_USBTABLE[99].

## Parameters:

ui32Base specifies the USB module base address.

### **Description:**

This function returns the total number of DMA channels available when using the integrated USB DMA controller. This function returns 0 if the integrated controller is not present.

**Example:** Get the number of integrated DMA channels.

```
uint32_t ui32Count;
//
// Get the number of integrated DMA channels.
//
ui32Count = USBDMANumChannels(USB0_BASE);
```

#### Returns:

The number of integrated USB DMA channels or zero if the integrated USB DMA controller is not present.

# 33.2.1.34 ROM\_USBEndpointDataAvail

Determine the number of bytes of data available in a given endpoint's FIFO.

### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDataAvail is a function pointer located at ROM\_USBTABLE[44].

### Parameters:

*ui32Base* specifies the USB module base address. *ui32Endpoint* is the endpoint to access.

# **Description:**

This function returns the number of bytes of data currently available in the FIFO for the given receive (OUT) endpoint. It may be used prior to calling ROM\_USBEndpointDataGet() to determine the size of buffer required to hold the newly-received packet.

## **Returns:**

This call returns the number of bytes available in a given endpoint FIFO.

# 33.2.1.35 ROM\_USBEndpointDataGet

Retrieves data from the given endpoint's FIFO.

## Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDataGet is a function pointer located at ROM\_USBTABLE[10].

### Parameters:

ui32Base specifies the USB module base address.

ui32Endpoint is the endpoint to access.

*pui8Data* is a pointer to the data area used to return the data from the FIFO.

*pui32Size* is initially the size of the buffer passed into this call via the *pui8Data* parameter. It is set to the amount of data returned in the buffer.

### **Description:**

This function returns the data from the FIFO for the given endpoint. The *pui32Size* parameter indicates the size of the buffer passed in the *pui32Data* parameter. The data in the *pui32Size* 

parameter is changed to match the amount of data returned in the *pui8Data* parameter. If a zero-byte packet is received, this call does not return an error but instead just returns a zero in the *pui32Size* parameter. The only error case occurs when there is no data packet available.

### **Returns:**

This call returns 0, or -1 if no packet was received.

## 33.2.1.36 ROM\_USBEndpointDataPut

Puts data into the given endpoint's FIFO.

### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDataPut is a function pointer located at ROM\_USBTABLE[11].

### **Parameters:**

ui32Base specifies the USB module base address.

*ui32Endpoint* is the endpoint to access.

*pui8Data* is a pointer to the data area used as the source for the data to put into the FIFO. *ui32Size* is the amount of data to put into the FIFO.

### **Description:**

This function puts the data from the *pui8Data* parameter into the FIFO for this endpoint. If a packet is already pending for transmission, then this call does not put any of the data into the FIFO and returns -1. Care must be taken to not write more data than can fit into the FIFO allocated by the call to ROM\_USBFIFOConfigSet().

#### **Returns:**

This call returns 0 on success, or -1 to indicate that the FIFO is in use and cannot be written.

# 33.2.1.37 ROM\_USBEndpointDataSend

Starts the transfer of data from an endpoint's FIFO.

### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDataSend is a function pointer located at ROM\_USBTABLE[12].

## Parameters:

*ui32Base* specifies the USB module base address.

ui32Endpoint is the endpoint to access.

ui32TransType is set to indicate what type of data is being sent.

### Description:

This function starts the transfer of data from the FIFO for a given endpoint. This function is called if the **USB\_EP\_AUTO\_SET** bit was not enabled for the endpoint. Setting the *ui32TransType* parameter allows the appropriate signaling on the USB bus for the type of transaction being requested. The *ui32TransType* parameter must be one of the following:

- USB\_TRANS\_OUT for OUT transaction on any endpoint in host mode.
- USB\_TRANS\_IN for IN transaction on any endpoint in device mode.
- USB\_TRANS\_IN\_LAST for the last IN transaction on endpoint zero in a sequence of IN transactions.
- USB\_TRANS\_SETUP for setup transactions on endpoint zero.
- **USB\_TRANS\_STATUS** for status results on endpoint zero.

### **Returns:**

This call returns 0 on success, or -1 if a transmission is already in progress.

# 33.2.1.38 ROM\_USBEndpointDataToggleClear

Sets the data toggle on an endpoint to zero.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDataToggleClear is a function pointer located at ROM\_USBTABLE[13].

### Parameters:

ui32Base specifies the USB module base address.ui32Endpoint specifies the endpoint to reset the data toggle.

*ui32Flags* specifies whether to access the IN or OUT endpoint.

### **Description:**

This function causes the USB controller to clear the data toggle for an endpoint. This call is not valid for endpoint zero and can be made with host or device controllers.

The *ui32Flags* parameter must be one of **USB\_EP\_HOST\_OUT**, **USB\_EP\_HOST\_IN**, **USB\_EP\_DEV\_OUT**, or **USB\_EP\_DEV\_IN**.

Returns:

None.

# 33.2.1.39 ROM\_USBEndpointDMAChannel

Sets the DMA channel to use for a given endpoint.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDMAChannel is a function pointer located at ROM\_USBTABLE[47].

### Parameters:

ui32Base specifies the USB module base address.ui32Endpoint specifies which endpoint's FIFO address to return.ui32Channel specifies which DMA channel to use for which endpoint.

## **Description:**

This function is used to configure which DMA channel to use with a given endpoint. Receive DMA channels can only be used with receive endpoints and transmit DMA channels can only be used with transmit endpoints. As a result, the 3 receive and 3 transmit DMA channels can be mapped to any endpoint other than 0. The values that are passed into the *ui32Channel* value are the UDMA\_CHANNEL\_USBEP\* values defined in udma.h.

## Note:

This function only has an effect on microcontrollers that have the ability to change the DMA channel for an endpoint. Calling this function on other devices has no effect.

### **Returns:**

None.

# 33.2.1.40 ROM\_USBEndpointDMAConfigSet

Configure the DMA settings for an endpoint.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDMAConfigSet is a function pointer located at ROM\_USBTABLE[100].

*ui32Base* specifies the USB module base address.

ui32Endpoint is the endpoint to access.

ui32Config specifies the configuration options for an endpoint.

# **Description:**

This function configures the DMA settings for a given endpoint without changing other options that may already be configured. In order for the DMA transfer to be enabled, the ROM\_USBEndpointDMAEnable() function must be called before starting the DMA transfer. The configuration options are passed in the *ui32Config* parameter and can have the values described below.

One of the following values to specify direction:

- USB\_EP\_HOST\_OUT or USB\_EP\_DEV\_IN This setting is used with DMA transfers from memory to the USB controller.
- USB\_EP\_HOST\_IN or USB\_EP\_DEV\_OUT This setting is used with DMA transfers from the USB controller to memory.

One of the following values:

- USB\_EP\_DMA\_MODE\_0(default) This setting is typically used for transfers that do not span multiple packets or when interrupts are required for each packet.
- USB\_EP\_DMA\_MODE\_1 This setting is typically used for transfers that span multiple packets and do not require interrupts between packets.

Values only used with USB\_EP\_HOST\_OUT or USB\_EP\_DEV\_IN:

USB\_EP\_AUTO\_SET - This setting is used to allow transmit DMA transfers to automatically be sent when a full packet is loaded into a FIFO. This is needed with USB\_EP\_DMA\_MODE\_1 to ensure that packets go out when the FIFO becomes full and the DMA has more data to send.

Values only used with USB\_EP\_HOST\_IN or USB\_EP\_DEV\_OUT:

USB\_EP\_AUTO\_CLEAR - This setting is used to allow receive DMA transfers to automatically be acknowledged as they are received. This is needed with USB\_EP\_DMA\_MODE\_1 to ensure that packets continue to be received and acknowledged when the FIFO is emptied by the DMA transfer.

Values only used with USB\_EP\_HOST\_IN:

USB\_EP\_AUTO\_REQUEST - This setting is used to allow receive DMA transfers to automatically request a new IN transaction when the previous transfer has emptied the FIFO. This is typically used in conjunction with USB\_EP\_AUTO\_CLEAR so that receive DMA transfers can continue without interrupting the main processor.

**Example:** Set endpoint 1 receive endpoint to automatically acknowledge request and automatically generate a new IN request in host mode.

**Example:** Set endpoint 2 transmit endpoint to automatically send each packet in host mode when spanning multiple packets.

Returns:

None.

# 33.2.1.41 ROM\_USBEndpointDMADisable

Disable DMA on a given endpoint.

### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDMADisable is a function pointer located at ROM\_USBTABLE[43].

# Parameters:

ui32Base specifies the USB module base address.ui32Endpoint is the endpoint to access.ui32Flags specifies which direction to disable.

#### **Description:**

This function disables DMA on a given endpoint to allow non-DMA USB transactions to generate interrupts normally. The *ui32Flags* parameter must be **USB\_EP\_DEV\_IN** or **USB\_EP\_DEV\_OUT**; all other bits are ignored.

## Returns:

None.

# 33.2.1.42 ROM\_USBEndpointDMAEnable

Enable DMA on a given endpoint.

### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDMAEnable is a function pointer located at ROM\_USBTABLE[42].

## Parameters:

ui32Base specifies the USB module base address.

*ui32Endpoint* is the endpoint to access.

ui32Flags specifies which direction and what mode to use when enabling DMA.

### **Description:**

This function enables DMA on a given endpoint and configures the mode according to the values in the *ui32Flags* parameter. The *ui32Flags* parameter must have **USB\_EP\_DEV\_IN** or **USB\_EP\_DEV\_OUT** set. Once this function is called the only DMA or error interrupts are generated by the USB controller.

# Note:

If this function is called when an endpoint is configured in DMA mode 0 the USB controller does not generate an interrupt.

### **Returns:**

None.

# 33.2.1.43 ROM\_USBEndpointPacketCountSet

Sets the number of packets to request when transferring multiple bulk packets.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointPacketCountSet is a function pointer located at ROM\_USBTABLE[92].

### Parameters:

ui32Base specifies the USB module base address.ui32Endpoint is the endpoint index to target for this write.ui32Count is the number of packets to request.

### **Description:**

This function sets the number of consecutive bulk packets to request when transferring multiple bulk packets with DMA.

# Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has a DMA controller or if it must use the uDMA controller for DMA transfers.

### **Returns:**

None.

# 33.2.1.44 ROM\_USBEndpointStatus

Returns the current status of an endpoint.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointStatus is a function pointer located at ROM\_USBTABLE[14].

## Parameters:

*ui32Base* specifies the USB module base address. *ui32Endpoint* is the endpoint to access.

## **Description:**

This function returns the status of a given endpoint. If any of these status bits must be cleared, then the ROM\_USBDevEndpointStatusClear() or the ROM\_USBHostEndpointStatusClear() functions must be called.

The following are the status flags for host mode:

- USB\_HOST\_IN\_PID\_ERROR PID error on the given endpoint.
- USB\_HOST\_IN\_NOT\_COMP The device failed to respond to an IN request.
- **USB\_HOST\_IN\_STALL** A stall was received on an IN endpoint.
- USB\_HOST\_IN\_DATA\_ERROR There was a CRC or bit-stuff error on an IN endpoint in Isochronous mode.
- USB\_HOST\_IN\_NAK\_TO NAKs received on this IN endpoint for more than the specified timeout period.
- USB\_HOST\_IN\_ERROR Failed to communicate with a device using this IN endpoint.
- USB\_HOST\_IN\_FIFO\_FULL This IN endpoint's FIFO is full.
- USB\_HOST\_IN\_PKTRDY Data packet ready on this IN endpoint.
- USB\_HOST\_OUT\_NAK\_TO NAKs received on this OUT endpoint for more than the specified timeout period.
- USB\_HOST\_OUT\_NOT\_COMP The device failed to respond to an OUT request.
- USB\_HOST\_OUT\_STALL A stall was received on this OUT endpoint.
- USB\_HOST\_OUT\_ERROR Failed to communicate with a device using this OUT endpoint.
- USB\_HOST\_OUT\_FIFO\_NE This endpoint's OUT FIFO is not empty.
- USB\_HOST\_OUT\_PKTPEND The data transfer on this OUT endpoint has not completed.
- USB\_HOST\_EP0\_NAK\_TO NAKs received on endpoint zero for more than the specified timeout period.
- USB\_HOST\_EP0\_ERROR The device failed to respond to a request on endpoint zero.
- USB\_HOST\_EP0\_IN\_STALL A stall was received on endpoint zero for an IN transaction.
- USB\_HOST\_EP0\_IN\_PKTRDY Data packet ready on endpoint zero for an IN transaction.

The following are the status flags for device mode:

- USB\_DEV\_OUT\_SENT\_STALL A stall was sent on this OUT endpoint.
- USB\_DEV\_OUT\_DATA\_ERROR There was a CRC or bit-stuff error on an OUT endpoint.
- USB\_DEV\_OUT\_OVERRUN An OUT packet was not loaded due to a full FIFO.
- USB\_DEV\_OUT\_FIFO\_FULL The OUT endpoint's FIFO is full.
- USB\_DEV\_OUT\_PKTRDY There is a data packet ready in the OUT endpoint's FIFO.
- **USB\_DEV\_IN\_NOT\_COMP** A larger packet was split up, more data to come.
- USB\_DEV\_IN\_SENT\_STALL A stall was sent on this IN endpoint.
- USB\_DEV\_IN\_UNDERRUN Data was requested on the IN endpoint and no data was ready.
- USB\_DEV\_IN\_FIFO\_NE The IN endpoint's FIFO is not empty.
- **USB\_DEV\_IN\_PKTPEND** The data transfer on this IN endpoint has not completed.
- USB\_DEV\_EP0\_SETUP\_END A control transaction ended before Data End condition was sent.
- USB\_DEV\_EP0\_SENT\_STALL A stall was sent on endpoint zero.
- **USB\_DEV\_EP0\_IN\_PKTPEND** The data transfer on endpoint zero has not completed.
- USB\_DEV\_EP0\_OUT\_PKTRDY There is a data packet ready in endpoint zero's OUT FIFO.

## **Returns:**

The current status flags for the endpoint depending on mode.

# 33.2.1.45 ROM\_USBFIFOAddrGet

Returns the absolute FIFO address for a given endpoint.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBFIFOAddrGet is a function pointer located at ROM\_USBTABLE[15].

### Parameters:

*ui32Base* specifies the USB module base address. *ui32Endpoint* specifies which endpoint's FIFO address to return.

# **Description:**

This function returns the actual physical address of the FIFO. This address is needed when the USB is going to be used with the uDMA controller and the source or destination address must be set to the physical FIFO address for a given endpoint.

# Returns:

None.

# 33.2.1.46 ROM\_USBFIFOConfigGet

Returns the FIFO configuration for an endpoint.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBFIFOConfigGet is a function pointer located at ROM\_USBTABLE[16].

## Parameters:

ui32Base specifies the USB module base address.

ui32Endpoint is the endpoint to access.

pui32FIFOAddress is the starting address for the FIFO.

*pui32FIFOSize* is the size of the FIFO as specified by one of the USB\_FIFO\_SZ\_ values. *ui32Flags* specifies what information to retrieve from the FIFO configuration.

## **Description:**

This function returns the starting address and size of the FIFO for a given endpoint. Endpoint zero does not have a dynamically configurable FIFO, so this function must not be called for endpoint zero. The *ui32Flags* parameter specifies whether the endpoint's OUT or IN FIFO must be read. If in host mode, the *ui32Flags* parameter must be **USB\_EP\_HOST\_OUT** or **USB\_EP\_HOST\_IN**, and if in device mode, the *ui32Flags* parameter must be either **USB\_EP\_DEV\_OUT** or **USB\_EP\_DEV\_IN**.

### Returns:

None.

# 33.2.1.47 ROM\_USBFIFOConfigSet

Sets the FIFO configuration for an endpoint.

# Prototype:

### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_USBTABLE is an array of pointers located at ROM_APITABLE[16].
ROM_USBFIFOConfigSet is a function pointer located at ROM_USBTABLE[17].
```

ui32Base specifies the USB module base address.

ui32Endpoint is the endpoint to access.

ui32FIFOAddress is the starting address for the FIFO.

ui32FIFOSize is the size of the FIFO specified by one of the USB\_FIFO\_SZ\_ values.

ui32Flags specifies what information to set in the FIFO configuration.

## **Description:**

This function configures the starting FIFO RAM address and size of the FIFO for a given endpoint. Endpoint zero does not have a dynamically configurable FIFO, so this function must not be called for endpoint zero. The *ui32FIFOSize* parameter must be one of the values in the **USB\_FIFO\_SZ\_** values.

The *ui32FIFOAddress* value must be a multiple of 8 bytes and directly indicates the starting address in the USB controller's FIFO RAM. For example, a value of 64 indicates that the FIFO starts 64 bytes into the USB controller's FIFO memory. The *ui32Flags* value specifies whether the endpoint's OUT or IN FIFO must be configured. If in host mode, use USB\_EP\_HOST\_OUT or USB\_EP\_HOST\_IN, and if in device mode, use USB\_EP\_DEV\_OUT or USB\_EP\_DEV\_IN.

# **Returns:**

None.

# 33.2.1.48 ROM\_USBFIFOFlush

Forces a flush of an endpoint's FIFO.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBFIFOFlush is a function pointer located at ROM\_USBTABLE[18].

### Parameters:

ui32Base specifies the USB module base address.ui32Endpoint is the endpoint to access.ui32Flags specifies if the IN or OUT endpoint is accessed.

### **Description:**

This function forces the USB controller to flush out the data in the FIFO. The function can be called with either host or device controllers and requires the *ui32Flags* parameter be one of **USB EP HOST OUT, USB EP HOST IN, USB EP DEV OUT,** or **USB EP DEV IN**.

### **Returns:**

None.

# 33.2.1.49 ROM\_USBFrameNumberGet

Get the current frame number.

### Prototype:

uint32\_t
ROM\_USBFrameNumberGet(uint32\_t ui32Base)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBFrameNumberGet is a function pointer located at ROM\_USBTABLE[19].

### Parameters:

ui32Base specifies the USB module base address.

### **Description:**

This function returns the last frame number received.

## **Returns:**

The last frame number received.

# 33.2.1.50 ROM\_USBHighSpeed

Enable or disable USB high-speed negotiation.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHighSpeed is a function pointer located at ROM\_USBTABLE[82].

### Parameters:

*ui32Base* specifies the USB module base address. *bEnable* specifies whether to enable or disable high-speed negotiation.

### **Description:**

High-speed negotiations for both host and device mode are enabled when this function is called with the *bEnable* parameter set to **true**. In device mode this causes the device to negotiate for high speed when the USB controller receives a reset from the host. In host mode, the USB host enables high-speed negotiations when resetting the connected device. If *bEnable* is set to **false** the controller only operates only in full-speed or low-speed.

Example: Enable USB high-speed mode.

```
//
// Enable USB high-speed mode.
//
USBHighSpeed(USB0_BASE, true);
```

Returns: None.

# 33.2.1.51 ROM\_USBHostAddrGet

Gets the current functional device address for an endpoint.

# Prototype:

```
uint32_t
ROM_USBHostAddrGet(uint32_t ui32Base,
uint32_t ui32Endpoint,
uint32_t ui32Flags)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostAddrGet is a function pointer located at ROM\_USBTABLE[20].

## Parameters:

*ui32Base* specifies the USB module base address. *ui32Endpoint* is the endpoint to access. *ui32Flags* determines if this is an IN or an OUT endpoint.

# **Description:**

This function returns the current functional address that an endpoint is using to communicate with a device. The *ui32Flags* parameter determines if the IN or OUT endpoint's device address is returned.

## Note:

This function must only be called in host mode.

### **Returns:**

Returns the current function address being used by an endpoint.

# 33.2.1.52 ROM\_USBHostAddrSet

Sets the functional address for the device that is connected to an endpoint in host mode.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostAddrSet is a function pointer located at ROM\_USBTABLE[21].

ui32Base specifies the USB module base address.

*ui32Endpoint* is the endpoint to access.

ui32Addr is the functional address for the controller to use for this endpoint.

ui32Flags determines if this is an IN or an OUT endpoint.

## **Description:**

This function configures the functional address for a device that is using this endpoint for communication. This *ui32Addr* parameter is the address of the target device that this endpoint is communicating with. The *ui32Flags* parameter indicates if the IN or OUT endpoint is set.

# Note:

This function must only be called in host mode.

## Returns:

None.

# 33.2.1.53 ROM\_USBHostEndpointConfig

Sets the base configuration for a host endpoint.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostEndpointConfig is a function pointer located at ROM\_USBTABLE[22].

# Parameters:

ui32Base specifies the USB module base address.

ui32Endpoint is the endpoint to access.

ui32MaxPayload is the maximum payload for this endpoint.

*ui32NAKPollInterval* is the either the NAK timeout limit or the polling interval, depending on the type of endpoint.

ui32TargetEndpoint is the endpoint that the host endpoint is targeting.

ui32Flags are used to configure other endpoint settings.

# **Description:**

This function sets the basic configuration for the transmit or receive portion of an endpoint in host mode. The *ui32Flags* parameter determines some of the configuration while the other parameters provide the rest. The *ui32Flags* parameter determines whether this is an IN endpoint (USB\_EP\_HOST\_IN or USB\_EP\_DEV\_IN) or an OUT endpoint (USB\_EP\_HOST\_OUT or USB\_EP\_DEV\_OUT), whether this is a Full speed endpoint (USB\_EP\_SPEED\_FULL) or a Low speed endpoint (USB\_EP\_SPEED\_LOW).

The **USB\_EP\_MODE\_** flags control the type of the endpoint.

- USB\_EP\_MODE\_CTRL is a control endpoint.
- **USB\_EP\_MODE\_ISOC** is an isochronous endpoint.
- USB\_EP\_MODE\_BULK is a bulk endpoint.
- **USB\_EP\_MODE\_INT** is an interrupt endpoint.

The *ui32NAKPollInterval* parameter has different meanings based on the **USB\_EP\_MODE** value and whether or not this call is being made for endpoint zero or another endpoint. For endpoint zero or any Bulk endpoints, this value always indicates the number of frames to allow a device to NAK before considering it a timeout. If this endpoint is an isochronous or interrupt endpoint, this value is the polling interval for this endpoint.

For interrupt endpoints, the polling interval is the number of frames between interrupt IN requests to an endpoint and has a range of 1 to 255. For isochronous endpoints this value represents a polling interval of 2 ^ (*ui32NAKPollInterval* - 1) frames. When used as a NAK timeout, the *ui32NAKPollInterval* value specifies 2 ^ (*ui32NAKPollInterval* - 1) frames before issuing a time out.

There are two special time out values that can be specified when setting the *ui32NAKPollInterval* value. The first is **MAX\_NAK\_LIMIT**, which is the maximum value that can be passed in this variable. The other is **DISABLE\_NAK\_LIMIT**, which indicates that there is no limit on the number of NAKs.

When configuring the OUT portion of an endpoint, the **USB\_EP\_AUTO\_SET** bit is specified to cause the transmission of data on the USB bus to start as soon as the number of bytes specified by *ui32MaxPayload* has been written into the OUT FIFO for this endpoint.

When configuring the IN portion of an endpoint, the USB\_EP\_AUTO\_REQUEST bit can be specified to trigger the request for more data once the FIFO has been drained enough to fit *ui32MaxPayload* bytes. The USB\_EP\_AUTO\_CLEAR bit can be used to clear the data packet ready flag automatically once the data has been read from the FIFO. If this option is not used, this flag must be manually cleared via a call to ROM\_USBDevEndpointStatusClear() or ROM\_USBHostEndpointStatusClear().

### Note:

This function must only be called in host mode.

#### **Returns:**

None.

# 33.2.1.54 ROM\_USBHostEndpointDataAck

Acknowledge that data was read from the given endpoint's FIFO in host mode.

#### Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_USBTABLE is an array of pointers located at ROM_APITABLE[16].
ROM_USBHostEndpointDataAck is a function pointer located at ROM_USBTABLE[23].
```

*ui32Base* specifies the USB module base address. *ui32Endpoint* is the endpoint to access.

## **Description:**

This function acknowledges that the data was read from the endpoint's FIFO. This call is used if processing is required between reading the data and acknowledging that the data has been read.

# Note:

This function must only be called in host mode.

## Returns:

None.

# 33.2.1.55 ROM\_USBHostEndpointDataToggle

Sets the value data toggle on an endpoint in host mode.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostEndpointDataToggle is a function pointer located at ROM\_USBTABLE[24].

# **Parameters:**

ui32Base specifies the USB module base address.
ui32Endpoint specifies the endpoint to reset the data toggle.
bDataToggle specifies whether to set the state to DATA0 or DATA1.

ui32Flags specifies whether to set the IN or OUT endpoint.

# **Description:**

This function is used to force the state of the data toggle in host mode. If the value passed in the *bDataToggle* parameter is **false**, then the data toggle is set to the DATA0 state, and if it is **true** it is set to the DATA1 state. The *ui32Flags* parameter can be **USB\_EP\_HOST\_IN** or **USB\_EP\_HOST\_OUT** to access the desired portion of this endpoint. The *ui32Flags* parameter is ignored for endpoint zero.

# Note:

This function must only be called in host mode.

### **Returns:**

None.

# 33.2.1.56 ROM\_USBHostEndpointPing

Enables or disables ping tokens for an endpoint using high-speed control transfers in host mode.

### Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostEndpointPing is a function pointer located at ROM\_USBTABLE[83].

### Parameters:

*ui32Base* specifies the USB module base address. *ui32Endpoint* specifies the endpoint to enable/disable ping tokens. *bEnable* specifies whether enable or disable ping tokens.

### **Description:**

This function configures the USB controller to either send or not send ping tokens during the data and status phase of high speed control transfers. The only supported value for *ui32Endpoint* is **USB\_EP\_0** because all control transfers are handled using this endpoint. If the *bEnable* is **true** then ping tokens are enabled, if **false** then ping tokens are disabled. This must be used if the controller must support communications with devices that do not support ping tokens in high speed mode.

**Example:** Disable ping transactions in host mode on endpoint 0.

```
//
// Disable ping transaction on endpoint 0.
//
USBHostEndpointPing(USB0_BASE, USB_EP_0, false);
```

### Note:

This function must only be called in host mode.

## Returns:

None.

# 33.2.1.57 ROM\_USBHostEndpointSpeed

Changes the speed of the connection for a host endpoint.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostEndpointSpeed is a function pointer located at ROM\_USBTABLE[84].

ui32Base specifies the USB module base address.ui32Endpoint is the endpoint to access.ui32Flags are used to configure other endpoint settings.

# Description:

This function sets the USB speed for an IN or OUT endpoint in host mode. The *ui32Flags* parameter specifies the speed using one of the following values: **USB\_EP\_SPEED\_LOW**, **USB\_EP\_SPEED\_FULL**, or **USB\_EP\_SPEED\_HIGH**. The *ui32Flags* parameter also specifies which direction is set by adding the logical OR in either **USB\_EP\_HOST\_IN** or **USB\_EP\_HOST\_OUT**. All other flags are ignored. This is typically only used for endpoint 0, but could be used with other endpoints as well.

Example: Set host transactions on endpoint 0 to full speed..

```
//
// Set host endpoint 0 transactions to full speed.
//
USBHostEndpointSpeed(USB0_BASE, USB_EP_0, USB_EP_SPEED_FULL);
```

# Note:

This function must only be called in host mode.

# **Returns:**

None.

# 33.2.1.58 ROM\_USBHostEndpointStatusClear

Clears the status bits in this endpoint in host mode.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostEndpointStatusClear is a function pointer located at ROM\_USBTABLE[25].

# Parameters:

*ui32Base* specifies the USB module base address. *ui32Endpoint* is the endpoint to access. *ui32Flags* are the status bits that are cleared.

# **Description:**

This function clears the status of any bits that are passed in the *ui32Flags* parameter. The *ui32Flags* parameter can take the value returned from the ROM\_USBEndpointStatus() call.

# Note:

This function must only be called in host mode.

### Returns:

None.

# 33.2.1.59 ROM\_USBHostHubAddrGet

Gets the current device hub address for this endpoint.

### Prototype:

```
uint32_t
ROM_USBHostHubAddrGet(uint32_t ui32Base,
uint32_t ui32Endpoint,
uint32_t ui32Flags)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostHubAddrGet is a function pointer located at ROM\_USBTABLE[26].

### Parameters:

ui32Base specifies the USB module base address.ui32Endpoint is the endpoint to access.ui32Flags determines if this is an IN or an OUT endpoint.

#### **Description:**

This function returns the current hub address that an endpoint is using to communicate with a device. The *ui32Flags* parameter determines if the device address for the IN or OUT endpoint is returned.

### Note:

This function must only be called in host mode.

## **Returns:**

This function returns the current hub address being used by an endpoint.

# 33.2.1.60 ROM\_USBHostHubAddrSet

Sets the hub address for the device that is connected to an endpoint.

#### Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostHubAddrSet is a function pointer located at ROM\_USBTABLE[27].

#### Parameters:

ui32Base specifies the USB module base address.

ui32Endpoint is the endpoint to access.

*ui32Addr* is the hub address and port for the device using this endpoint. The hub address must be defined in bits 0 through 6 with the port number in bits 8 through 14.

ui32Flags determines if this is an IN or an OUT endpoint.

## **Description:**

This function configures the hub address for a device that is using this endpoint for communication. The *ui32Flags* parameter determines if the device address for the IN or the OUT endpoint is configured by this call and sets the speed of the downstream device. Valid values are one of **USB\_EP\_HOST\_OUT** or **USB\_EP\_HOST\_IN** optionally ORed with **USB\_EP\_SPEED\_LOW**.

# Note:

This function must only be called in host mode.

## **Returns:**

None.

# 33.2.1.61 ROM\_USBHostLPMConfig

Sets the global configuration for all LPM requests.

#### Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_USBTABLE is an array of pointers located at ROM_APITABLE[16].
ROM_USBHostLPMConfig is a function pointer located at ROM_USBTABLE[85].
```

#### **Parameters:**

ui32Base specifies the USB module base address.ui32ResumeTime specifies the resume signaling duration in 75us increments.ui32Config specifies the combination of configuration options for LPM transactions.

#### Description:

This function sets the global configuration options for LPM transactions and must be called at least once before ever calling ROM\_USBHostLPMSend() to set the configuration parameters for LPM transactions. The *ui32ResumeTime* specifies the length of time that the host drives resume signaling on the bus in microseconds. The valid values for *ui32ResumeTime* are from 50us to 1175us in 75us increments. The remaining configuration is specified by the *ui32Config* parameter and includes the following options:

- USB\_HOST\_LPM\_RMTWAKE allows the device to signal a remote wake from the LPM state.
- USB\_HOST\_LPM\_L1 is the LPM mode to enter and must always be included in the configuration.

**Example:** Set the LPM configuration to allow remote wake with a resume duration of 500us.

```
//
// Set the LPM configuration to allow remote wake with a resume
// duration of 500us.
//
USBHostLPMConfig(USB0_BASE, 500, USB_HOST_LPM_RMTWAKE | USB_HOST_LPM_L1);
```

# Note:

The USB LPM feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

#### **Returns:**

None.

# 33.2.1.62 ROM\_USBHostLPMResume

Initiates resume signaling to wake a device from LPM suspend mode.

# Prototype:

```
void
ROM_USBHostLPMResume(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostLPMResume is a function pointer located at ROM\_USBTABLE[86].

## Parameters:

ui32Base specifies the USB module base address.

# **Description:**

In host mode, this function initiates resume signaling to wake a device that has entered an LPM-triggered low power mode. This LPM-triggered low power mode is entered when the ROM\_USBHostLPMSend() is called to put a specific device into a low power state.

Example: Initiate resume signaling.

```
//
// Initiate resume signaling.
//
USBHostLPMResume(USB0_BASE);
```

#### Note:

This function must only be called in host mode.

The USB LPM feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

# **Returns:**

None.

# 33.2.1.63 ROM\_USBHostLPMSend

Sends an LPM request to a device at a given address and endpoint number.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostLPMSend is a function pointer located at ROM\_USBTABLE[87].

# Parameters:

ui32Base specifies the USB module base address.ui32Address is the target device address for the LPM request.ui32Endpoint is the target endpoint for the LPM request.

#### Description:

This function sends an LPM request to a connected device in host mode. The *ui32Address* parameter specifies the device address and has a range of values from 1 to 127. The *ui32Endpoint* parameter specifies the endpoint on the device to which to send the LPM request and must be one of the **USB\_EP\_**\* values. The function returns before the LPM request is sent, requiring the caller to poll the ROM\_USBLPMIntStatus() function or wait for an interrupt to signal completion of the LPM transaction. This function must only be called after the ROM\_USBHostLPMConfig() has configured the LPM transaction settings.

**Example:** Send an LPM request to the device at address 1 on endpoint 0.

```
//
// Send an LPM request to the device at address 1 on endpoint 0.
//
USBHostLPMSend(USB0_BASE, 1, USB_EP_0);
```

## Note:

The USB LPM feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

#### **Returns:**

None.

# 33.2.1.64 ROM\_USBHostMode

Change the mode of the USB controller to host.

#### Prototype:

endif void
ROM\_USBHostMode(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostMode is a function pointer located at ROM\_USBTABLE[54].

# Parameters:

ui32Base specifies the USB module base address.

#### **Description:**

This function changes the mode of the USB controller to host mode.

# Note:

This function must only be called on microcontrollers that support OTG operation and have the DEVMODOTG bit in the USBGPCS register.

Returns: None.

# 33.2.1.65 ROM\_USBHostPwrConfig

Sets the configuration for USB power fault.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostPwrConfig is a function pointer located at ROM\_USBTABLE[30].

# Parameters:

*ui32Base* specifies the USB module base address. *ui32Flags* specifies the configuration of the power fault.

# **Description:**

This function controls how the USB controller uses its external power control pins (USBnPFLT and USBnEPEN). The flags specify the power fault level sensitivity, the power fault action, and the power enable level and source.

One of the following can be selected as the power fault level sensitivity:

- USB\_HOST\_PWRFLT\_LOW An external power fault is indicated by the pin being driven low.
- USB\_HOST\_PWRFLT\_HIGH An external power fault is indicated by the pin being driven high.

One of the following can be selected as the power fault action:

- USB\_HOST\_PWRFLT\_EP\_NONE No automatic action when power fault detected.
- USB\_HOST\_PWRFLT\_EP\_TRI Automatically tri-state the USBnEPEN pin on a power fault.
- USB\_HOST\_PWRFLT\_EP\_LOW Automatically drive USBnEPEN pin low on a power fault.
- USB\_HOST\_PWRFLT\_EP\_HIGH Automatically drive USBnEPEN pin high on a power fault.

One of the following can be selected as the power enable level and source:

- USB\_HOST\_PWREN\_MAN\_LOW USBnEPEN is driven low by the USB controller when ROM\_USBHostPwrEnable() is called.
- USB\_HOST\_PWREN\_MAN\_HIGH USBnEPEN is driven high by the USB controller when ROM\_USBHostPwrEnable() is called.
- USB\_HOST\_PWREN\_AUTOLOW USBnEPEN is driven low by the USB controller automatically if ROM\_USBOTGSessionRequest() has enabled a session.
- USB\_HOST\_PWREN\_AUTOHIGH USBnEPEN is driven high by the USB controller automatically if ROM\_USBOTGSessionRequest() has enabled a session.

On devices that support the VBUS glitch filter, the **USB\_HOST\_PWREN\_FILTER** can be added to ignore small, short drops in VBUS level caused by high power consumption. This feature is mainly used to avoid causing VBUS errors caused by devices with high in-rush current.

## Note:

This function must only be called on microcontrollers that support host mode or OTG operation.

#### **Returns:**

None.

# 33.2.1.66 ROM\_USBHostPwrDisable

Disables the external power pin.

# Prototype:

void
ROM\_USBHostPwrDisable(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostPwrDisable is a function pointer located at ROM\_USBTABLE[28].

#### Parameters:

ui32Base specifies the USB module base address.

#### **Description:**

This function disables the USBnEPEN signal, which disables an external power supply in host mode operation.

#### Note:

This function must only be called in host mode.

#### **Returns:**

None.

# 33.2.1.67 ROM\_USBHostPwrEnable

Enables the external power pin.

## Prototype:

```
void
ROM_USBHostPwrEnable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostPwrEnable is a function pointer located at ROM\_USBTABLE[29].

#### **Parameters:**

ui32Base specifies the USB module base address.

This function enables the USBnEPEN signal, which enables an external power supply in host mode operation.

#### Note:

This function must only be called in host mode.

#### Returns:

None.

# 33.2.1.68 ROM\_USBHostPwrFaultDisable

Disables power fault detection.

#### Prototype:

```
void
ROM_USBHostPwrFaultDisable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostPwrFaultDisable is a function pointer located at ROM\_USBTABLE[31].

# Parameters:

ui32Base specifies the USB module base address.

#### **Description:**

This function disables power fault detection in the USB controller.

#### Note:

This function must only be called in host mode.

#### **Returns:**

None.

# 33.2.1.69 ROM\_USBHostPwrFaultEnable

Enables power fault detection.

#### Prototype:

```
void
ROM_USBHostPwrFaultEnable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostPwrFaultEnable is a function pointer located at ROM\_USBTABLE[32].

#### Parameters:

ui32Base specifies the USB module base address.

This function enables power fault detection in the USB controller. If the USBnPFLT pin is not in use, this function must not be used.

# Note:

This function must only be called in host mode.

#### **Returns:**

None.

# 33.2.1.70 ROM\_USBHostRequestIN

Schedules a request for an IN transaction on an endpoint in host mode.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostRequestIN is a function pointer located at ROM\_USBTABLE[33].

# **Parameters:**

*ui32Base* specifies the USB module base address. *ui32Endpoint* is the endpoint to access.

# **Description:**

This function schedules a request for an IN transaction. When the USB device being communicated with responds with the data, the data can be retrieved by calling ROM\_USBEndpointDataGet() or via a DMA transfer.

#### Note:

This function must only be called in host mode and only for IN endpoints.

# **Returns:**

None.

# 33.2.1.71 ROM\_USBHostRequestINClear

Clears a scheduled IN transaction for an endpoint in host mode.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostRequestINClear is a function pointer located at ROM\_USBTABLE[60].

# **Parameters:**

*ui32Base* specifies the USB module base address. *ui32Endpoint* is the endpoint to access.

## **Description:**

This function clears a previously scheduled IN transaction if it is still pending. This function is used to safely disable any scheduled IN transactions if the endpoint specified by *ui32Endpoint* is reconfigured for communications with other devices.

# Note:

This function must only be called in host mode and only for IN endpoints.

#### **Returns:**

None.

# 33.2.1.72 ROM\_USBHostRequestStatus

Issues a request for a status IN transaction on endpoint zero.

## Prototype:

```
void
ROM_USBHostRequestStatus(uint32_t ui32Base)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostRequestStatus is a function pointer located at ROM\_USBTABLE[34].

# Parameters:

ui32Base specifies the USB module base address.

#### **Description:**

This function is used to cause a request for a status IN transaction from a device on endpoint zero. This function can only be used with endpoint zero as that is the only control endpoint that supports this ability. This function is used to complete the last phase of a control transaction to a device and an interrupt is signaled when the status packet has been received.

# Returns:

None.

# 33.2.1.73 ROM\_USBHostReset

Handles the USB bus reset condition.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostReset is a function pointer located at ROM\_USBTABLE[35].

# Parameters:

*ui32Base* specifies the USB module base address.

**bStart** specifies whether to start or stop signaling reset on the USB bus.

# **Description:**

When this function is called with the *bStart* parameter set to **true**, this function causes the start of a reset condition on the USB bus. The caller must then delay at least 20ms before calling this function again with the *bStart* parameter set to **false**.

## Note:

This function must only be called in host mode.

# Returns:

None.

# 33.2.1.74 ROM\_USBHostResume

Handles the USB bus resume condition.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostResume is a function pointer located at ROM\_USBTABLE[36].

# Parameters:

*ui32Base* specifies the USB module base address. *bStart* specifies if the USB controller is entering or leaving the resume signaling state.

## **Description:**

When in device mode, this function brings the USB controller out of the suspend state. This call must first be made with the *bStart* parameter set to **true** to start resume signaling. The device application must then delay at least 10ms but not more than 15ms before calling this function with the *bStart* parameter set to **false**.

When in host mode, this function signals devices to leave the suspend state. This call must first be made with the *bStart* parameter set to **true** to start resume signaling. The host application must then delay at least 20ms before calling this function with the *bStart* parameter set to **false**. This action causes the controller to complete the resume signaling on the USB bus.

#### **Returns:**

None.

# 33.2.1.75 ROM\_USBHostSpeedGet

Returns the current speed of the USB device connected.

#### Prototype:

```
uint32_t
ROM_USBHostSpeedGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostSpeedGet is a function pointer located at ROM\_USBTABLE[37].

#### Parameters:

ui32Base specifies the USB module base address.

#### **Description:**

This function returns the current speed of the USB bus in host mode.

**Example:** Get the USB connection speed.

```
//
// Get the connection speed of the device connected to the USB controller.
//
USBHostSpeedGet(USB0_BASE);
```

#### Note:

This function must only be called in host mode.

#### Returns:

Returns one of the following: USB\_LOW\_SPEED, USB\_FULL\_SPEED, USB\_HIGH\_SPEED, or USB\_UNDEF\_SPEED.

# 33.2.1.76 ROM\_USBHostSuspend

Puts the USB bus in a suspended state.

# Prototype:

void
ROM\_USBHostSuspend(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostSuspend is a function pointer located at ROM\_USBTABLE[38].

# Parameters:

ui32Base specifies the USB module base address.

#### **Description:**

When used in host mode, this function puts the USB bus in the suspended state.

#### Note:

This function must only be called in host mode.

Returns:

None.

# 33.2.1.77 ROM\_USBIntDisableControl

Disables control interrupts on a given USB controller.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntDisableControl is a function pointer located at ROM\_USBTABLE[48].

# Parameters:

*ui32Base* specifies the USB module base address. *ui32Flags* specifies which control interrupts to disable.

# **Description:**

This function disables the control interrupts for the USB controller specified by the *ui32Base* parameter. The *ui32Flags* parameter specifies which control interrupts to disable. The flags passed in the *ui32Flags* parameters must be the definitions that start with **USB\_INTCTRL\_**\* and not any other **USB\_INT** flags.

#### **Returns:**

None.

# 33.2.1.78 ROM\_USBIntDisableEndpoint

Disables endpoint interrupts on a given USB controller.

# Prototype:

# ROM Location:

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntDisableEndpoint is a function pointer located at ROM\_USBTABLE[51].

#### Parameters:

*ui32Base* specifies the USB module base address. *ui32Flags* specifies which endpoint interrupts to disable.

#### **Description:**

This function disables endpoint interrupts for the USB controller specified by the *ui32Base* parameter. The *ui32Flags* parameter specifies which endpoint interrupts to disable. The flags

passed in the *ui32Flags* parameters must be the definitions that start with **USB\_INTEP\_**\* and not any other **USB\_INT** flags.

# **Returns:**

None.

# 33.2.1.79 ROM\_USBIntEnableControl

Enables control interrupts on a given USB controller.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntEnableControl is a function pointer located at ROM\_USBTABLE[49].

# Parameters:

*ui32Base* specifies the USB module base address. *ui32Flags* specifies which control interrupts to enable.

## **Description:**

This function enables the control interrupts for the USB controller specified by the *ui32Base* parameter. The *ui32Flags* parameter specifies which control interrupts to enable. The flags passed in the *ui32Flags* parameters must be the definitions that start with **USB\_INTCTRL\_**\* and not any other **USB\_INT** flags.

## **Returns:**

None.

# 33.2.1.80 ROM\_USBIntEnableEndpoint

Enables endpoint interrupts on a given USB controller.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntEnableEndpoint is a function pointer located at ROM\_USBTABLE[52].

#### Parameters:

*ui32Base* specifies the USB module base address. *ui32Flags* specifies which endpoint interrupts to enable.

This function enables endpoint interrupts for the USB controller specified by the *ui32Base* parameter. The *ui32Flags* parameter specifies which endpoint interrupts to enable. The flags passed in the *ui32Flags* parameters must be the definitions that start with **USB\_INTEP\_**\* and not any other **USB\_INT** flags.

# **Returns:**

None.

# 33.2.1.81 ROM\_USBIntStatusControl

Returns the control interrupt status on a given USB controller.

# Prototype:

```
uint32_t
ROM_USBIntStatusControl(uint32_t ui32Base)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntStatusControl is a function pointer located at ROM\_USBTABLE[50].

#### Parameters:

ui32Base specifies the USB module base address.

#### **Description:**

This function reads control interrupt status for a USB controller. This call returns the current status for control interrupts only, the endpoint interrupt status is retrieved by calling ROM\_USBIntStatusEndpoint(). The bit values returned are compared against the USB\_INTCTRL\_\* values.

The following are the meanings of all **USB\_INCTRL** flags and the modes for which they are valid. These values apply to any calls to ROM\_USBIntStatusControl(), ROM\_USBIntEnableControl(), and ROM\_USBIntDisableControl(). Some of these flags are only valid in the following modes as indicated in the parentheses: Host, Device, and OTG.

- USB\_INTCTRL\_ALL A full mask of all control interrupt sources.
- USB\_INTCTRL\_VBUS\_ERR A VBUS error has occurred (Host Only).
- USB\_INTCTRL\_SESSION Session Start Detected on A-side of cable (OTG Only).
- USB\_INTCTRL\_SESSION\_END Session End Detected (Device Only)
- USB\_INTCTRL\_DISCONNECT Device Disconnect Detected (Host Only)
- **USB\_INTCTRL\_CONNECT** Device Connect Detected (Host Only)
- **USB\_INTCTRL\_SOF** Start of Frame Detected.
- USB\_INTCTRL\_BABBLE USB controller detected a device signaling past the end of a frame (Host Only)
- USB\_INTCTRL\_RESET Reset signaling detected by device (Device Only)
- **USB\_INTCTRL\_RESUME** Resume signaling detected.
- USB\_INTCTRL\_SUSPEND Suspend signaling detected by device (Device Only)
- USB\_INTCTRL\_MODE\_DETECT OTG cable mode detection has completed (OTG Only)
- **USB\_INTCTRL\_POWER\_FAULT** Power Fault detected (Host Only)

# Note:

This call clears the source of all of the control status interrupts.

#### **Returns:**

Returns the status of the control interrupts for a USB controller.

# 33.2.1.82 ROM\_USBIntStatusEndpoint

Returns the endpoint interrupt status on a given USB controller.

#### Prototype:

```
uint32_t
ROM_USBIntStatusEndpoint(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntStatusEndpoint is a function pointer located at ROM\_USBTABLE[53].

#### Parameters:

ui32Base specifies the USB module base address.

# **Description:**

This function reads endpoint interrupt status for a USB controller. This call returns the current status for endpoint interrupts only, the control interrupt status is retrieved by calling ROM\_USBIntStatusControl(). The bit values returned are compared against the USB\_INTEP\_\* values. These values are grouped into classes for USB\_INTEP\_HOST\_\* and USB\_INTEP\_DEV\_\* values to handle both host and device modes with all endpoints.

# Note:

This call clears the source of all of the endpoint interrupts.

#### **Returns:**

Returns the status of the endpoint interrupts for a USB controller.

# 33.2.1.83 ROM\_USBLPMIntDisable

Disables LPM interrupts.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBLPMIntDisable is a function pointer located at ROM\_USBTABLE[88].

#### Parameters:

ui32Base specifies the USB module base address.

ui32Ints specifies which LPM interrupts to disable.

#### **Description:**

This function disables the LPM interrupts specified in the *ui32Ints* parameter, preventing them from triggering a USB interrupt.

The valid interrupt status bits when the USB controller is acting as a host are the following:

- **USB\_INTLPM\_ERROR** a bus error occurred in the transmission of an LPM transaction.
- USB\_INTLPM\_RESUME the USB controller has resumed from LPM low power state.
- USB\_INTLPM\_INCOMPLETE the LPM transaction failed because a timeout occurred or there were bit errors in the response for three attempts.
- USB\_INTLPM\_ACK the device has acknowledged an LPM transaction.
- USB\_INTLPM\_NYET the device has responded with a NYET to an LPM transaction.
- USB\_INTLPM\_STALL the device has stalled an LPM transaction.

The valid interrupt status bits when the USB controller is acting as a device are the following:

- USB\_INTLPM\_ERROR an LPM transaction was received that has an unsupported link state field. The transaction was stalled, but the requested link state can still be read using the ROM\_USBLPMLinkStateGet() function.
- USB\_INTLPM\_RESUME the USB controller has resumed from the LPM low power state.
- USB\_INTLPM\_INCOMPLETE the USB controller responded to an LPM transaction with a NYET because data was still in the transmit FIFOs.
- USB\_INTLPM\_ACK the USB controller acknowledged an LPM transaction and is now in the LPM suspend mode.
- USB\_INTLPM\_NYET the USB controller responded to an LPM transaction with a NYET because LPM transactions are not yet enabled by a call to ROM\_USBDevLPMEnable().
- **USB\_INTLPM\_STALL** the USB controller has stalled an incoming LPM transaction.

**Example:** Disable all LPM interrupt sources.

# Note:

The USB LPM feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

#### Returns:

None.

# 33.2.1.84 ROM\_USBLPMIntEnable

#### Enables LPM interrupts.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBLPMIntEnable is a function pointer located at ROM\_USBTABLE[89].

# Parameters:

*ui32Base* specifies the USB module base address. *ui32Ints* specifies which LPM interrupts to enable.

# **Description:**

This function enables a set of LPM interrupts so that they can trigger a USB interrupt. The *ui32Ints* parameter specifies which of the **USB\_INTLPM\_**\* to enable.

The valid interrupt status bits when the USB controller is acting as a host are the following:

- USB\_INTLPM\_ERROR a bus error occurred in the transmission of an LPM transaction.
- USB INTLPM RESUME the USB controller has resumed from LPM low power state.
- USB\_INTLPM\_INCOMPLETE the LPM transaction failed because a timeout occurred or there were bit errors in the response for three attempts.
- USB\_INTLPM\_ACK the device has acknowledged an LPM transaction.
- USB\_INTLPM\_NYET the device has responded with a NYET to an LPM transaction.
- USB\_INTLPM\_STALL the device has stalled an LPM transaction.

The valid interrupt status bits when the USB controller is acting as a device are the following:

- USB\_INTLPM\_ERROR an LPM transaction was received that has an unsupported link state field. The transaction was stalled, but the requested link state can still be read using the ROM\_USBLPMLinkStateGet() function.
- USB\_INTLPM\_RESUME the USB controller has resumed from the LPM low power state.
- USB\_INTLPM\_INCOMPLETE the USB controller responded to an LPM transaction with a NYET because data was still in the transmit FIFOs.
- USB\_INTLPM\_ACK the USB controller acknowledged an LPM transaction and is now in the LPM suspend mode.
- USB\_INTLPM\_NYET the USB controller responded to an LPM transaction with a NYET because LPM transactions are not yet enabled by a call to ROM\_USBDevLPMEnable().
- **USB\_INTLPM\_STALL** the USB controller has stalled an incoming LPM transaction.

**Example:** Enable all LPM interrupt sources.

#### Note:

The USB LPM feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

#### **Returns:**

None.

# 33.2.1.85 ROM\_USBLPMIntStatus

Returns the current LPM interrupt status.

# Prototype:

uint32\_t
ROM\_USBLPMIntStatus(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBLPMIntStatus is a function pointer located at ROM\_USBTABLE[90].

# Parameters:

ui32Base specifies the USB module base address.

# **Description:**

This function returns the current LPM interrupt status for the USB controller.

The valid interrupt status bits when the USB controller is acting as a host are the following:

- **USB\_INTLPM\_ERROR** a bus error occurred in the transmission of an LPM transaction.
- USB\_INTLPM\_RESUME the USB controller has resumed from the LPM low power state.
- USB\_INTLPM\_INCOMPLETE the LPM transaction failed because a timeout occurred or there were bit errors in the response for three attempts.
- **USB\_INTLPM\_ACK** the device has acknowledged an LPM transaction.
- USB\_INTLPM\_NYET the device has responded with a NYET to an LPM transaction.
- USB\_INTLPM\_STALL the device has stalled an LPM transaction.

The valid interrupt status bits when the USB controller is acting as a device are the following:

- USB\_INTLPM\_ERROR an LPM transaction was received that has an unsupported link state field. The transaction was stalled, but the requested link state can still be read using the ROM\_USBLPMLinkStateGet() function.
- USB\_INTLPM\_RESUME the USB controller has resumed from the LPM low power state.
- USB\_INTLPM\_INCOMPLETE the USB controller responded to an LPM transaction with a NYET because data was still in the transmit FIFOs.
- USB\_INTLPM\_ACK the USB controller acknowledged an LPM transaction and is now in the LPM suspend mode.
- USB\_INTLPM\_NYET the USB controller responded to an LPM transaction with a NYET because LPM transactions are not yet enabled by a call to ROM\_USBDevLPMEnable().
- **USB\_INTLPM\_STALL** the USB controller has stalled an incoming LPM transaction.

#### Note:

This call clears the source of all LPM status interrupts, so the caller must take care to save the value returned because a subsequent call to ROM\_USBLPMIntStatus() does not return the previous value.

**Example:** Get the current LPM interrupt status.

```
uint32_t ui32LPMIntStatus;
//
// Get the current LPM interrupt status.
```

```
//
ui32LPMIntStatus = USBLPMIntStatus(USB0_BASE);
//
// Check if an LPM transaction was acknowledged.
//
if(ui32LPMIntStatus & USB_INTLPM_ACK)
{
    //
    // Handle entering LPM suspend mode.
    //
    ...
}
```

#### Note:

The USB LPM feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

#### **Returns:**

The current LPM interrupt status.

# 33.2.1.86 ROM\_USBLPMLinkStateGet

Returns the current link state setting.

#### Prototype:

```
uint32_t
ROM_USBLPMLinkStateGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBLPMLinkStateGet is a function pointer located at ROM\_USBTABLE[91].

#### Parameters:

ui32Base specifies the USB module base address.

#### **Description:**

This function returns the current link state setting for the USB controller. When the controller is operating as a host, this link state is sent with an LPM request. When the controller is acting as a device, this link state was received by the last LPM transaction whether it was acknowledged or stalled because the requested LPM mode is not supported.

Example: Get the link state for the last LPM transaction.

```
uint32_t ui32LinkState;
//
// Get the endpoint number that received the LPM request.
//
ui32LinkState = USBLPMLinkStateGet(USB0_BASE);
//
// Check if this was a supported link state.
//
if(ui32LinkState == USB_HOST_LPM_L1)
{
    //
```

```
// Handle the supported L1 link state.
//
}
else
{
    //
    // Handle the unsupported link state.
    //
}
```

## Note:

The USB LPM feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

#### **Returns:**

The current LPM link state.

# 33.2.1.87 ROM\_USBLPMRemoteWakeEnabled

Returns if remote wake is currently enabled.

## Prototype:

bool
ROM\_USBLPMRemoteWakeEnabled(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBLPMRemoteWakeEnabled is a function pointer located at ROM\_USBTABLE[102].

## Parameters:

ui32Base specifies the USB module base address.

# **Description:**

This function returns the current state of the remote wake setting for host or device mode operation. If the controller is acting as a host this returns the current setting that is sent to devices when LPM requests are sent to a device. If the controller is in device mode, this returns the state of the last LPM request sent from the host and indicates if the host enabled remote wakeup.

Example: Issue remote wake if remote wake is enabled.

```
if(USBLPMRemoteWakeEnabled(USB0_BASE))
{
    USBDevLPMRemoteWake(USB0_BASE);
}
```

#### Note:

The USB LPM feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

#### **Returns:**

The true if remote wake is enabled or false if it is not.

# 33.2.1.88 ROM\_USBModeConfig

Change the operating mode of the USB controller.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBModeConfig is a function pointer located at ROM\_USBTABLE[103].

# Parameters:

*ui32Base* specifies the USB module base address. *ui32Mode* specifies the operating mode of the USB OTG pins.

#### **Description:**

This function changes the operating modes of the USB controller. When operating in full OTG mode, the USB controller uses the VBUS and ID pins to detect mode and voltage changes. While these pins are primarily used in OTG mode, they can also affect the operation of host and device modes. In device mode the USB controller can configured monitor or ignore VBUS. Monitoring VBUS allows the controller to determine if it has been disconnected from the host. In host mode, the USB controller uses the VBUS pin to detect loss of VBUS due to excessive power draw due to a drop in the VBUS voltage. This call takes the place of ROM\_USBHostMode(), ROM\_USBDevMode(), and ROM\_USBOTGMode(). The *ui32Mode* value should be one of the following values:

- USB\_MODE\_OTG enables operating in full OTG mode, VBUS and ID are used by the controller.
- USB\_MODE\_HOST enables operating only as a host with no monitoring of VBUS or ID pins.
- USB\_MODE\_HOST\_VBUS enables operating only as a host with monitoring of VBUS pin. This enables detection of VBUS droop while still forcing host mode.
- USB\_MODE\_DEVICE enables operating only as a device with no monitoring of VBUS or ID pins.
- USB\_MODE\_DEVICE\_VBUS enables operating only as a device with monitoring of VBUS pin. This enables disconnect detection while still forcing device mode.

#### Note:

This feature is not available on all Tiva devices. Please check the data sheet to determine if the USB controller has the ability to control monitoring VBUS while forcing the ID state.

Example: Force device mode but allow monitoring of the USB VBUS pin.

```
//
// Force device mode but allow monitoring of VBUS for disconnect.
//
USBModeConfig(USB_MODE_DEVICE_VBUS);
```

# Returns:

None.

# 33.2.1.89 ROM\_USBModeGet

Returns the current operating mode of the controller.

# Prototype:

uint32\_t
ROM\_USBModeGet(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBModeGet is a function pointer located at ROM\_USBTABLE[46].

# Parameters:

ui32Base specifies the USB module base address.

# **Description:**

This function returns the current operating mode on USB controllers with OTG or Dual mode functionality.

For OTG controllers:

The OTG function the following values returns one of on con-USB OTG MODE ASIDE HOST. USB OTG MODE ASIDE DEV. trollers: USB OTG MODE BSIDE HOST, USB OTG MODE BSIDE DEV, USB OTG MODE NONE.

**USB\_OTG\_MODE\_ASIDE\_HOST** indicates that the controller is in host mode on the A-side of the cable.

**USB\_OTG\_MODE\_ASIDE\_DEV** indicates that the controller is in device mode on the A-side of the cable.

**USB\_OTG\_MODE\_BSIDE\_HOST** indicates that the controller is in host mode on the B-side of the cable.

**USB\_OTG\_MODE\_BSIDE\_DEV** indicates that the controller is in device mode on the B-side of the cable. If an OTG session request is started with no cable in place, this mode is the default.

**USB\_OTG\_MODE\_NONE** indicates that the controller is not attempting to determine its role in the system.

For Dual Mode controllers:

The function returns one of the following values: USB\_DUAL\_MODE\_HOST, USB\_DUAL\_MODE\_DEVICE, or USB\_DUAL\_MODE\_NONE.

**USB\_DUAL\_MODE\_HOST** indicates that the controller is acting as a host.

USB\_DUAL\_MODE\_DEVICE indicates that the controller acting as a device.

USB\_DUAL\_MODE\_NONE indicates that the controller is not active as either a host or device.

**Returns:** 

ReturnsUSB\_OTG\_MODE\_ASIDE\_HOST,USB\_OTG\_MODE\_ASIDE\_DEV,USB\_OTG\_MODE\_BSIDE\_HOST,USB\_OTG\_MODE\_BSIDE\_DEV,USB\_OTG\_MODE\_NONE,USB\_DUAL\_MODE\_HOST,USB\_DUAL\_MODE\_DEVICE,or USB\_DUAL\_MODE\_NONE.USB\_DUAL\_MODE\_NONE.

# 33.2.1.90 ROM\_USBNumEndpointsGet

Returns the number of USB endpoint pairs on the device.

#### Prototype:

uint32\_t
ROM\_USBNumEndpointsGet(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBNumEndpointsGet is a function pointer located at ROM\_USBTABLE[61].

# Parameters:

ui32Base specifies the USB module base address.

## **Description:**

This function returns the number of endpoint pairs supported by the USB controller corresponding to the passed base address. The value returned is the number of IN or OUT endpoints available and does not include endpoint 0 (the control endpoint). For example, if 15 is returned, there are 15 IN and 15 OUT endpoints available in addition to endpoint 0.

# Returns:

Returns the number of IN or OUT endpoints available.

# 33.2.1.91 ROM\_USBOTGMode

Change the mode of the USB controller to OTG.

## Prototype:

void
ROM\_USBOTGMode(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBOTGMode is a function pointer located at ROM\_USBTABLE[59].

## Parameters:

ui32Base specifies the USB module base address.

## Description:

This function changes the mode of the USB controller to OTG mode. This function is only valid on microcontrollers that have the OTG capabilities.

#### Returns:

None.

# 33.2.1.92 ROM\_USBOTGSessionRequest

Starts or ends a session.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBOTGSessionRequest is a function pointer located at ROM\_USBTABLE[98].

## **Parameters:**

*ui32Base* specifies the USB module base address. *bStart* specifies if this call starts or ends a session.

#### **Description:**

This function is used in OTG mode to start a session request or end a session. If the *bStart* parameter is set to **true**, then this function starts a session and if it is **false** it ends a session.

# **Returns:**

None.

# 33.2.1.93 ROM\_USBPHYPowerOff

Powers off the USB PHY.

#### Prototype:

void
ROM\_USBPHYPowerOff(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBPHYPowerOff is a function pointer located at ROM\_USBTABLE[56].

## **Parameters:**

ui32Base specifies the USB module base address.

## **Description:**

This function powers off the USB PHY, reducing the current consuption of the device. While in the powered-off state, the USB controller is unable to operate.

#### **Returns:**

None.

# 33.2.1.94 ROM\_USBPHYPowerOn

Powers on the USB PHY.

#### Prototype:

```
void
ROM_USBPHYPowerOn(uint32_t ui32Base)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBPHYPowerOn is a function pointer located at ROM\_USBTABLE[57].

# Parameters:

ui32Base specifies the USB module base address.

#### **Description:**

This function powers on the USB PHY, enabling it return to normal operation. By default, the PHY is powered on, so this function must only be called if ROM\_USBPHYPowerOff() has previously been called.

#### Returns:

None.

# 33.2.1.95 ROM\_USBULPIConfig

Configures the USB controller's ULPI interface.

# Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_USBTABLE is an array of pointers located at ROM_APITABLE[16].
ROM_USBULPIConfig is a function pointer located at ROM_USBTABLE[93].
```

# Parameters:

*ui32Base* specifies the USB module base address. *ui32Config* contains the configuration options.

#### **Description:**

This function is used to configure the USB controller's ULPI interface. The configuration options are set in the *ui32Config* parameter and are a logical OR of the following values:

- USB\_ULPI\_EXTVBUS enables the external ULPI PHY as the source for VBUS signaling.
- USB\_ULPI\_EXTVBUS\_IND enables the external ULPI PHY to detect external VBUS overcurrent condition.

**Example:** Enable ULPI PHY with full VBUS control.

```
//
// Enable ULPI PHY with full VBUS control.
//
USBULPIConfig(USB0_BASE, USB_ULPI_EXTVBUS | USB_ULPI_EXTVBUS_IND);
```

#### Note:

The USB ULPI feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

#### **Returns:**

None.

# 33.2.1.96 ROM\_USBULPIDisable

Disables the USB controller's ULPI interface.

# Prototype:

void
ROM\_USBULPIDisable(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBULPIDisable is a function pointer located at ROM\_USBTABLE[94].

#### Parameters:

ui32Base specifies the USB module base address.

#### **Description:**

This function disables the USB controller's ULPI interface. Accesses to the ULPI-connected PHY do not succeed after this function has been called.

Example: Disable ULPI interface.

```
//
// Disable ULPI interface.
//
USBULPIDisable(USB0_BASE);
```

## Note:

The USB ULPI feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

#### **Returns:**

None.

# 33.2.1.97 ROM\_USBULPIEnable

Enables the USB controller's ULPI interface.

# Prototype:

void
ROM\_USBULPIEnable(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBULPIEnable is a function pointer located at ROM\_USBTABLE[95].

## Parameters:

ui32Base specifies the USB module base address.

#### **Description:**

This function enables the USB controller's ULPI interface and must be called before attempting to access the ULPI-connected USB PHY.

**Example:** Enable ULPI interface.

```
//
// Enable ULPI interface.
//
USBULPIEnable(USB0_BASE);
```

#### Note:

The USB ULPI feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

#### **Returns:**

None.

# 33.2.1.98 ROM\_USBULPIRegRead

Reads a register from a ULPI-connected USB PHY.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBULPIRegRead is a function pointer located at ROM\_USBTABLE[96].

# Parameters:

*ui32Base* specifies the USB module base address. *ui8Reg* specifies the register address to read.

#### **Description:**

This function reads the register address specified in the *ui8Reg* parameter using the ULPI interface. This function is blocking and only returns when the read access completes. The function does not return if there is not a ULPI-connected USB PHY present.

Example: Read a register from the ULPI PHY.

```
uint8_t ui8Value;
//
// Read a register from the ULPI PHY register at 0x10.
//
ui8Value = USBULPIRegRead(USB0_BASE, 0x10);
```

#### Note:

The USB ULPI feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

#### **Returns:**

The value of the requested ULPI register.

# 33.2.1.99 ROM\_USBULPIRegWrite

Writes a value to a register on a ULPI-connected USB PHY.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBULPIRegWrite is a function pointer located at ROM\_USBTABLE[97].

# Parameters:

ui32Base specifies the USB module base address.ui8Reg specifies the register address to write.ui8Data specifies the data to write.

# **Description:**

This function writes the register address specified in the *ui8Reg* parameter with the value specified in the *ui8Data* parameter using the ULPI interface. This function is blocking and only returns when the write access completes. The function does not return if there is not a ULPI-connected USB PHY present.

Example: Write a register from the ULPI PHY.

```
//
// Write the ULPI PHY register at 0x10 with 0x20.
//
USBULPIRegWrite(USB0_BASE, 0x10, 0x20);
```

#### Note:

The USB ULPI feature is not available on all Tiva devices. Please consult the data sheet for the Tiva device that you are using to determine if this feature is available.

# **Returns:**

None.

USB Controller

# 34 Watchdog Timer

Introduction	 641
Functions	 641

# 34.1 Introduction

The Watchdog Timer API provides a set of functions for using the Tiva watchdog timer modules. Functions are provided to deal with the watchdog timer interrupts, and to handle status and configuration of the watchdog timer.

A watchdog timer module's function is to prevent system hangs. The watchdog timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register. Once the watchdog timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

The watchdog timer can be configured to generate an interrupt to the processor after its first timeout, and to generate a reset signal after its second timeout. The watchdog timer module generates the first timeout signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first timeout event, the 32-bit counter is reloaded with the value of the watchdog timer load register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first timeout interrupt is cleared before the 32-bit counter reaches its second timeout, the 32-bit counter is loaded with the value in the load register, and counting resumes from that value. If the load register is written with a new value while the watchdog timer counter is counting, then the counter is loaded with the new value and continues counting.

The watchdog timer can be configured to generate an NMI instead of a standard interrupt. If the watchdog timer has been configured to generate an NMI, the interrupt is still treated the same as if it were a standard interrupt; it must be enabled in order to be triggered, and it must be cleared inside the NMI handler.

# 34.2 Functions

# **Functions**

- void ROM\_WatchdogEnable (uint32\_t ui32Base)
- void ROM\_WatchdogIntClear (uint32\_t ui32Base)
- void ROM\_WatchdogIntEnable (uint32\_t ui32Base)
- uint32\_t ROM\_WatchdogIntStatus (uint32\_t ui32Base, bool bMasked)
- void ROM\_WatchdogIntTypeSet (uint32\_t ui32Base, uint32\_t ui32Type)
- void ROM\_WatchdogLock (uint32\_t ui32Base)
- bool ROM\_WatchdogLockState (uint32\_t ui32Base)
- uint32\_t ROM\_WatchdogReloadGet (uint32\_t ui32Base)
- void ROM\_WatchdogReloadSet (uint32\_t ui32Base, uint32\_t ui32LoadVal)
- void ROM\_WatchdogResetDisable (uint32\_t ui32Base)

- void ROM\_WatchdogResetEnable (uint32\_t ui32Base)
- bool ROM\_WatchdogRunning (uint32\_t ui32Base)
- void ROM\_WatchdogStallDisable (uint32\_t ui32Base)
- void ROM\_WatchdogStallEnable (uint32\_t ui32Base)
- void ROM\_WatchdogUnlock (uint32\_t ui32Base)
- uint32\_t ROM\_WatchdogValueGet (uint32\_t ui32Base)

# 34.2.1 Function Documentation

# 34.2.1.1 ROM\_WatchdogEnable

Enables the watchdog timer.

# Prototype:

```
void
ROM_WatchdogEnable(uint32_t ui32Base)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogEnable is a function pointer located at ROM\_WATCHDOGTABLE[2].

# Parameters:

ui32Base is the base address of the watchdog timer module.

## **Description:**

This function enables the watchdog timer counter and interrupt.

# Note:

This function has no effect if the watchdog timer has been locked.

# **Returns:**

None.

# 34.2.1.2 ROM\_WatchdogIntClear

Clears the watchdog timer interrupt.

#### Prototype:

void

ROM\_WatchdogIntClear(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogIntClear is a function pointer located at ROM\_WATCHDOGTABLE[0].

# Parameters:

The watchdog timer interrupt source is cleared, so that it no longer asserts.

#### Note:

Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

# **Returns:**

None.

# 34.2.1.3 ROM\_WatchdogIntEnable

Enables the watchdog timer interrupt.

# Prototype:

```
void
ROM_WatchdogIntEnable(uint32_t ui32Base)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogIntEnable is a function pointer located at ROM\_WATCHDOGTABLE[11].

# Parameters:

ui32Base is the base address of the watchdog timer module.

#### **Description:**

This function enables the watchdog timer interrupt.

## Note:

This function has no effect if the watchdog timer has been locked.

# **Returns:**

None.

# 34.2.1.4 ROM\_WatchdogIntStatus

Gets the current watchdog timer interrupt status.

# Prototype:

```
uint32_t
ROM_WatchdogIntStatus(uint32_t ui32Base,
bool bMasked)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogIntStatus is a function pointer located at ROM\_WATCHDOGTABLE[12].

# **Parameters:**

ui32Base is the base address of the watchdog timer module.

**bMasked** is **false** if the raw interrupt status is required and **true** if the masked interrupt status is required.

# **Description:**

This function returns the interrupt status for the watchdog timer module. Either the raw interrupt status or the status of interrupt that is allowed to reflect to the processor can be returned.

## **Returns:**

Returns the current interrupt status, where a 1 indicates that the watchdog interrupt is active, and a 0 indicates that it is not active.

# 34.2.1.5 ROM\_WatchdogIntTypeSet

Sets the type of interrupt generated by the watchdog.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogIntTypeSet is a function pointer located at ROM\_WATCHDOGTABLE[15].

# Parameters:

*ui32Base* is the base address of the watchdog timer module. *ui32Type* is the type of interrupt to generate.

## **Description:**

This function sets the type of interrupt that is generated if the watchdog timer expires. *ui32Type* can be either **WATCHDOG\_INT\_TYPE\_INT** to generate a standard interrupt (the default) or **WATCHDOG\_INT\_TYPE\_NMI** to generate a non-maskable interrupt (NMI).

When configured to generate an NMI, the watchdog interrupt must still be enabled with ROM\_WatchdogIntEnable(), and it must still be cleared inside the NMI handler with ROM\_WatchdogIntClear().

## Returns:

None.

# 34.2.1.6 ROM\_WatchdogLock

Enables the watchdog timer lock mechanism.

# Prototype:

```
void
ROM_WatchdogLock(uint32_t ui32Base)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogLock is a function pointer located at ROM\_WATCHDOGTABLE[5].

# Parameters:

ui32Base is the base address of the watchdog timer module.

# **Description:**

This function locks out write access to the watchdog timer registers.

# **Returns:**

None.

# 34.2.1.7 ROM\_WatchdogLockState

Gets the state of the watchdog timer lock mechanism.

# Prototype:

bool

ROM\_WatchdogLockState(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogLockState is a function pointer located at ROM\_WATCHDOGTABLE[7].

# Parameters:

ui32Base is the base address of the watchdog timer module.

# **Description:**

This function returns the lock state of the watchdog timer registers.

# **Returns:**

Returns true if the watchdog timer registers are locked, and false if they are not locked.

# 34.2.1.8 ROM\_WatchdogReloadGet

Gets the watchdog timer reload value.

# Prototype:

```
uint32_t
ROM_WatchdogReloadGet(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogReloadGet is a function pointer located at ROM\_WATCHDOGTABLE[9].

# Parameters:

This function gets the value that is loaded into the watchdog timer when the count reaches zero for the first time.

#### **Returns:**

None.

# 34.2.1.9 ROM\_WatchdogReloadSet

Sets the watchdog timer reload value.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogReloadSet is a function pointer located at ROM\_WATCHDOGTABLE[8].

#### **Parameters:**

*ui32Base* is the base address of the watchdog timer module. *ui32LoadVal* is the load value for the watchdog timer.

#### **Description:**

This function configures the value to load into the watchdog timer when the count reaches zero for the first time; if the watchdog timer is running when this function is called, then the value is immediately loaded into the watchdog timer counter. If the *ui32LoadVal* parameter is 0, then an interrupt is immediately generated.

# Note:

This function has no effect if the watchdog timer has been locked.

#### **Returns:**

None.

# 34.2.1.10 ROM\_WatchdogResetDisable

Disables the watchdog timer reset.

#### Prototype:

```
void
ROM_WatchdogResetDisable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogResetDisable is a function pointer located at ROM\_WATCHDOGTABLE[4].

#### Parameters:

This function disables the capability of the watchdog timer to issue a reset to the processor after a second timeout condition.

# Note:

This function has no effect if the watchdog timer has been locked.

#### **Returns:**

None.

# 34.2.1.11 ROM\_WatchdogResetEnable

Enables the watchdog timer reset.

## Prototype:

```
void
ROM_WatchdogResetEnable(uint32_t ui32Base)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogResetEnable is a function pointer located at ROM\_WATCHDOGTABLE[3].

# Parameters:

ui32Base is the base address of the watchdog timer module.

#### **Description:**

This function enables the capability of the watchdog timer to issue a reset to the processor after a second timeout condition.

#### Note:

This function has no effect if the watchdog timer has been locked.

#### **Returns:**

None.

# 34.2.1.12 ROM\_WatchdogRunning

Determines if the watchdog timer is enabled.

#### Prototype:

bool

ROM\_WatchdogRunning(uint32\_t ui32Base)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogRunning is a function pointer located at ROM\_WATCHDOGTABLE[1].

#### **Parameters:**

This function checks to see if the watchdog timer is enabled.

#### **Returns:**

Returns true if the watchdog timer is enabled and false if it is not.

# 34.2.1.13 ROM\_WatchdogStallDisable

Disables stalling of the watchdog timer during debug events.

# Prototype:

```
void
ROM_WatchdogStallDisable(uint32_t ui32Base)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogStallDisable is a function pointer located at ROM\_WATCHDOGTABLE[14].

#### Parameters:

ui32Base is the base address of the watchdog timer module.

# **Description:**

This function disables the debug mode stall of the watchdog timer. By doing so, the watchdog timer continues to count regardless of the processor debug state.

# Returns:

None.

# 34.2.1.14 ROM\_WatchdogStallEnable

Enables stalling of the watchdog timer during debug events.

# Prototype:

void
ROM\_WatchdogStallEnable(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogStallEnable is a function pointer located at ROM\_WATCHDOGTABLE[13].

## Parameters:

ui32Base is the base address of the watchdog timer module.

#### **Description:**

This function allows the watchdog timer to stop counting when the processor is stopped by the debugger. By doing so, the watchdog is prevented from expiring (typically almost immediately from a human time perspective) and resetting the system (if reset is enabled). The watchdog instead expires after the appropriate number of processor cycles have been executed while debugging (or at the appropriate time after the processor has been restarted).

Returns:

None.

# 34.2.1.15 ROM\_WatchdogUnlock

Disables the watchdog timer lock mechanism.

# Prototype:

void
ROM\_WatchdogUnlock(uint32\_t ui32Base)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogUnlock is a function pointer located at ROM\_WATCHDOGTABLE[6].

# Parameters:

ui32Base is the base address of the watchdog timer module.

#### **Description:**

This function enables write access to the watchdog timer registers.

# **Returns:**

None.

# 34.2.1.16 ROM\_WatchdogValueGet

Gets the current watchdog timer value.

# Prototype:

```
uint32_t
ROM_WatchdogValueGet(uint32_t ui32Base)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogValueGet is a function pointer located at ROM\_WATCHDOGTABLE[10].

# **Parameters:**

ui32Base is the base address of the watchdog timer module.

# **Description:**

This function reads the current value of the watchdog timer.

#### **Returns:**

Returns the current value of the watchdog timer.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated