TMS320 DSP
DESIGNER'S NOTEBOOK

Dual Access into Single-Access RAM on a 'C5x Device

APPLICATION BRIEF: SPRA215

Mansoor Chishtie
Digital Signal Processing Products
Semiconductor Group

Texas Instruments
February 1993

TEXAS INSTRUMENTS

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE	(281) 274-2320
US TMS320 FAX	(281) 274-2324
US TMS320 BBS	(281) 274-2323
US TMS320 email	dsph@ti.com

Contents

Tables

Dual Access into Single-Access RAM on a 'C5x Device

Abstract

Using the TMS320C5x DSP, it is possible to make two accesses to Single-Access RAM (SARAM) in one cycle. This document discusses how this is done, and what limits exist. Also discussed are Dual-Access RAMs.

Design Problem

How do I make two accesses to Single-Access RAM (SARAM) in one cycle?

Solution

'C5x SARAM is NOT just one big RAM block where only one access per cycle is allowed. Instead, it is actually made up of 2K-word size independent RAM blocks, each one of which allows one CPU access per cycle. Hence, the CPU can read/write one 2K block while accessing another 2K block at the same time. All 'C5x processors support multiple accesses to SARAM in one cycle as long as they go to different RAM blocks. In the case where total SARAM size is not a multiple of 2, one block is made smaller than 2K words.

If you understand these restrictions, then you can appropriately arrange code and data to improve code performance.

Table 1. SARAM Blocks vs. Device

Device	Number of SARAM blocks
'C50	Four 2K blocks and one 1K block
'C53	One 2K block and one 1K block
'C51	One 1K block

The details of 'C5x SARAM organization appear in Chapter 4 of the 'C5x User's Guide (pp. 4-24, 6-2, C-2). Instruction cycle tables in Chapter 4 (pg. 4-24) cover all cases.

'C5x Dual-Access RAM

'C5x dual-access RAM is TRULY dual-access in the sense that it will let you access twice per cycle with no restrictions on what locations are accessed.