

Nested Loop Optimization on the TMS320C6x

Richard Scales

Digital Signal Processing Solutions

Abstract

This document describes the process used to develop and optimize nested loops for the Texas Instruments (TI™) TMS320C6x digital signal processor (DSP). The performance of loops can greatly affect the performance of entire applications. Many loops are nested loops with both an inner and outer loop. To optimize nested loops it is necessary to consider both the inner loop and the outer loop performance, especially when the inner loop count is small for execution of each outer loop.

Design Problem

In many typical DSP applications, loops comprise a majority of the number of cycles, or MIPS. Because of this, performance of loops can greatly affect the performance of the entire application. Many of these loops are nested loops with both an inner and outer loop. Some common examples are FIR and IIR filters, FFT, and DCT. To optimize these nested loops, it is necessary to consider not only the inner loop performance but also the outer loop performance, especially when the inner loop count is small for execution of each outer loop.

One technique used to optimize loops on the highly parallel C6x VelociTI architecture is software pipelining. This involves initiating new iterations of the loop before previous iterations have completed to obtain high throughput. This implies there are some cycles (loop prolog) to begin executing, or pipe up, of each inner loop and some more cycles to pipe down the loop (loop epilog). These cycles will be incurred for each outer loop execution so they can affect performance, especially when the inner loop count is small. The more deeply pipelined the DSP is, the more cycles will be required for the prolog and epilog.

Figure 1 shows a simple dot product example, (with non-C6x-like single cycle loads and multiplies), where inner loop setup is 2 cycles, the prolog is 2 cycles, the epilog is 2 cycles, and the time to execute outer loop instructions is 2 cycles. At the end of cycle 9 there is a branch back to the beginning of the loop setup (Br 1). Thus, 8 cycles will be incurred each time this inner loop is executed in an outer loop. As we move to deeper and deeper pipelines in DSPs for higher clock speeds, the number of cycles of overhead will increase. The higher the number of cycles for setup, prolog, epilog, and outer loop instructions, and the lower the inner loop count, the more overall nested loop performance is reduced.



Figure 1. Nested Loop w/ Software Pipelined Inner Loop

	cycle	.D1	.D2	.M1	.S1	.S2
	1	add	add			
Setup for Inner Loop	2	add	add			
Prolog	3	ldh	ldh			
Staging for loop	4	ldh	ldh	mpy		
Single-cycle "loop"	5	ldh	ldh	mpy	add	Br
Epilog	6			mpy	add	
Completing final operations.	7				add	
Outer Loop	8	add	add			
Instructions	9	add	add		Br 1	

Solution

This designer notebook page will present techniques for reducing and even eliminating the extra cycles due to inner loop setup, prologs and epilogs normally seen in nested loops.

1) Pipeline Outer Loop

The performance of the loop shown in Figure 2 shows that now there are only 3 cycles in the outer loop because now cycle 8 contains a branch directly to the inner loop (cycle 5).

For more detailed information on this technique, consult the *TMS320C6000 Programmer's Guide* (TI literature number SPRU198C). See the section on software pipelining outer loops in the "Assembly Optimizations" chapter.



Figure 2. Nested Loop w/ Software Pipelined Outer Loop

	cycle	.D1	.D2	.M1	.S1	.S2	.L1	.L2
Setup for	1	add	add					
Inner Loop	2	add	add					
Prolog	3	ldh	ldh					
Staging for loop	4	ldh	ldh	mpy				
Single-cycle "loop"	5	ldh	ldh	mpy	add	Br		
Epilog - Prolog	6			mpy	add	add	add	add
Setup - Outer Loop instructions.	7	ldh	ldh		add	add	add	add
	8	ldh	ldh	mpy	Br 5	add		add

2) Conditionally Execute Outer Loop

A second and even more powerful technique for improving outer loop performance is to conditionally execute all inner loop setup and outer loop instructions in parallel with the inner loop. If there are a lot of instructions for the setup and outer loop, this can slow down inner loop performance (there might not be enough empty slots in the loop to do all the extra instructions). In some cases though, this can still be an overall savings depending on the inner loop count.

Consider the following case.

Inner loop cycles are 4 and outer loop cycles are 10. Thus the total loop cycles are $y*(4x+10)$ where x and y represent the number of inner and outer loop counts respectively. If we slow down the inner loop by 1 cycle to avoid outer loop cycles, the formula becomes $y*(5x)$. So for inner loop counts of $x < 10$, the slower inner loop yields faster overall results.

In other cases, it is useful to unroll the inner loop (to increase the effective number of spare slots) and execute at the same inner loop performance. This effectively eliminates all outer loop overhead. The formula for the above example would then be $y*(4x)$.



Figure 3. Conditionally Executed Outer Loop

	cycle	.D1	.D2	.M1	.S1	.S2	.L1	.L2
Setup for	1	add	add		add			
Inner Loop	2	add	add					
Prolog	3	ldh	ldh					
Staging for loop	4	ldh	ldh	mpy				
Three-cycle "loop" with Setup/Outer Loop Instructions Cond. In Parallel	5	ldh	ldh	mpy	add	add	add	add
	6	ldh	ldh	mpy	add	add	add	add
	7	ldh	ldh	mpy	add	Br	add	add

Figure 3 shows that the inner loop has been unrolled three times to allow enough slots to insert all loop setup and outer loop instructions conditionally and completely avoid any outer loop overhead.



TI Contact Numbers

INTERNET

TI Semiconductor Home Page

www.ti.com/sc

TI Distributors

www.ti.com/sc/docs/distmenu.htm

PRODUCT INFORMATION CENTERS

Americas

Phone +1(972) 644-5580

Fax +1(972) 480-7800

Email sc-infomaster@ti.com

Europe, Middle East, and Africa

Phone

Deutsch +49-(0) 8161 80 3311

English +44-(0) 1604 66 3399

Español +34-(0) 90 23 54 0 28

Français +33-(0) 1-30 70 11 64

Italiano +33-(0) 1-30 70 11 67

Fax +44-(0) 1604 66 33 34

Email epic@ti.com

Japan

Phone

International +81-3-3457-0972

Domestic 0120-81-0026

Fax

International +81-3-3457-1259

Domestic 0120-81-0036

Email pic-japan@ti.com

Asia

Phone

International +886-2-23786800

Domestic

Australia 1-800-881-011

TI Number -800-800-1450

China 10810

TI Number -800-800-1450

Hong Kong 800-96-1111

TI Number -800-800-1450

India 000-117

TI Number -800-800-1450

Indonesia 001-801-10

TI Number -800-800-1450

Korea 080-551-2804

Malaysia 1-800-800-011

TI Number -800-800-1450

New Zealand 000-911

TI Number -800-800-1450

Philippines 105-11

TI Number -800-800-1450

Singapore 800-0111-111

TI Number -800-800-1450

Taiwan 080-006800

Thailand 0019-991-1111

TI Number -800-800-1450

Fax 886-2-2378-6808

Email tiasia@ti.com

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty, or endorsement thereof.

Copyright © 1999 Texas Instruments Incorporated