

AM572x GP EVM Power Simulations

Embedded Processors

ABSTRACT

The purpose of this application report is to present the flow, the environment settings and TI requirements used to perform the analysis of critical power nets of a platform using an application processor. The Power Delivery Network (PDN) performance is measured by extracting and analyzing three printed circuit board (PCB) parameters: DC resistivity, capacitor loop inductance, and broadband target impedance. To conclude each parameter section, PDN extraction results of the AM572x General-Purpose Evaluation Module (GP EVM) processor board with some general layout recommendations are presented.

Contents

1	Requirements for Power Delivery Network (PDN)	. 3
2	Simulations to Run	
3	Voltage Decoupling	5
4	Models	7
5	VDD_MPU	
6	VDD_DDR	12
7	VDD_CORE	17
8	VDD_DSP	
9	VDD_3V3	26
10	VDD_1V8	30
11	References	33

List of Figures

1	Power Delivery Network Model	3
2	DC Resistance Extraction Flow	
3	Cap Loop	5
4	VDD_MPU Example (Layer 6)	7
5	VDD_MPU Example (Layer 8)	8
6	VDD_MPU Voltage Drop (resultant)	9
7	VDD_MPU Current Density	9
8	VDD_MPU Loop Inductance	10
9	VDD_MPU Decoupling Capacitor Placement	11
10	VDD_MPU Power Trace Impedance	11
11	VDD_DDR Example (Layer 7)	12
12	VDD_DDR Example (Layer 6)	12
13	VDD_DDR Voltage Drop (resultant)	13
14	VDD_DDR Current Density	14
15	VDD_DDR Loop Inductance Value	14
16	VDD_DDR Loop Inductance Value	16
17	VDD_DDR Power Trace Impedance	16
18	VDD_CORE Example (Layer 8)	17
19	VDD_CORE Example (Layer 6)	17

All trademarks are the property of their respective owners.



w	w	w	.ti	.c	0	m	1
••	•••	•••		•••	-	•••	i

20	VDD_CORE Voltage Drop (resultant)	18
21	VDD_CORE Current Density	
22	VDD_CORE Loop Inductance	19
23	VDD_CORE Decoupling Capacitor Placement	20
24	Trace Impedance	21
25	VDD_DSP Example (Layer 6)	21
26	VDD_DSP (Layer 8)	22
27	VDD_DSP Example (Layer 9)	22
28	VDD_DSP Voltage Drop (resultant)	23
29	VDD_DSP Current Density	23
30	VDD_DSP Loop Inductance	24
31	VDD_DSP Decoupling Capacitor Placement	25
32	VDD_DSP Power Trace Impedance	25
33	VDD_3V3	26
34	Voltage Drop (resultant)	
35	VDD_3V3 Loop Inductance	27
36	VDD_3V3 Decoupling Capacitor Placement	
37	VDD_3V3 Power Trace Impedance	29
38	VDD_1V8 Example (Layer 7)	30
39	VDD_1V8 Example (Layer 8)	
40	VDD_1V8 Example (Layer 10)	31
41	VDD_1V8 Voltage Drop (resultant)	32
42	VDD_1V8 Current Density	32
43	VDD_1V8 Trace Impedance	33


List of Tables

1	Commercial Applications Representative Decoupling Capacitors Characteristics	. 5
2	Recommended PDN and Decoupling Characteristics	. 6
3	Models for GP EVM PDN Study	7
4	VDD_MPU Loop Inductance Table	10
5	Loop Inductance Value Table	15
6	VDD_CORE Loop Inductance Table	20
7	VDD_DSP Loop Inductance Table	24
8	VDD_3V3 Loop Inductance Table	28



1 Requirements for Power Delivery Network (PDN)

PDN performance was not considered as a major criteria in the early days of printed circuit board (PCB) design. However, in today's platforms utilizing lower voltage, higher current, and reduced voltage noise margins, PDN performance must be modeled early in the PCB design process and then optimized to meet the specified device requirements with an overall objective of supplying a noise-free and stable voltage to the application processor. Figure 1 presents a break-down model of a complete PDN network from the Voltage Resource Manager (VRM) to the application processor.



VRM PCB with decoupling capacitors Application Processor including package + chip

Figure 1. Power Delivery Network Model

Factors such as component selection, board manufacturing, assembly issues, ambient temperature, and other variables, can also cause power supply issues, but not all possible issues are discussed in this document. Nonetheless, every new board design should carefully consider the layout of each of the power supplies since some may be stressed more than others depending on the specific needs of each application.

Note that only the main power rails are discussed in this analysis:

- VDD_DDR
- VDD_CORE
- VDD_MPU
- VDD_DSP
- VDD 3V3
- VDD_1V8

The power requirements for the AM572x power rails can be found in the AM572x Embedded Applications *Processor Data Manual* (SPRS915). For details and requirements for each of these power supplies to the AM572x, see the data manual. Several simulations were run to determine the electrical characteristics of the AM572x GP EVM processor board. These simulations verify the basic electrical characteristics of the power delivery networks of these critical power supplies to the processor.

2 Simulations to Run

• Loop resistance - provides details on IR drop, resultant voltage drop, and current density.


The loop resistance is the primary portion of the trace impedance and directly affects the DC power delivery. This characteristic of the PCB design is especially important to ensure that power supplies remain within allowable ranges.

Due to shape geometry complexity, vias, and multi-layer routing, it is difficult to manually calculate the DC resistance of the various circuits present on the PCB. Numerous signal integrity (SI) or layout EDA tools extract the DC resistance from the board design files.

To extract DC resistance, you will need:

- Platform Schematic
- PCB Layout
- PCB Stack-up
- DC resistance extracting tool.

Figure 2 describes the flow used by most tools to extract DC resistance. In TI PDN analysis, the lumped methodology is preferred; each of the power and GND pins of VRM and AP are grouped to shorten the simulation run time.







• Loop inductance value – provides information that helps analyze the decoupling capacitor placement and routing

The loop distance is important for determining the inductance value of the power net. Each length of

www.ti.com

trace increases the inductance of the decoupling path (power side and return side.) A smaller loop distance from the processor to the decoupling capacitor helps reduce the loop inductance value, which in turn allows better filtering of power supply noise before the power reaches the processor's power pins.





Power trace impedance

Lumped analysis mode was performed first to simplify the initial simulations. As seen from the results, this board yields PDN simulation results so as not to necessitate distributed analysis for the main processor power nets.

Via placement and power distribution

Via placement is analyzed and current density simulations are reviewed to determine if plane layer changes (or power traces when routed within the processor ball array) cause insufficient power levels.

3 Voltage Decoupling

Recommended power supply decoupling capacitors main characteristics for commercial products whose ambient temperature is not to exceed +85°C are shown in Table 1.

Table 1. Commercial Applications Representative Decoupling Capacitors Characteristics

Value	Voltage [V]	Package	Dielectric	Capacitance Tolerance	Temp Range [°C]	Temp Sensitivity [%]	Reference
22 µF	6,3	0603	X5R	±20%	-55 to 85	±15	GRM188R60J226MEA0L
10 µF	4,0	0402	X5R	±20%	-55 to 85	±15	GRM155R60G106ME44
4.7 µF	6,3	0402	X5R	±20%	-55 to 85	±15	GRM155R60J475ME95
2.2 µF	6,3	0402	X5R	±20%	-55 to 85	±15	GRM155R60J225ME95
1 µF	6,3	0201	X5R	±20%	-55 to 85	±15	GRM033R60J105MEA2
470 nF	6,3	0201	X5R	±20%	-55 to 85	±15	GRM033R60G474ME90
220 nF	6,3	0201	X5R	±20%	-55 to 85	±15	GRM033R60J224ME90
100 nF	6,3	0201	X5R	±20%	-55 to 85	±15	GRM033R60J104ME19



Voltage Decoupling

www.ti.com

PDN Analysis:	Static	Dyn	amic	Number of Recommended Decoupling Capacitors per Supply							
Supply	Max R _{eff} ⁽⁷⁾ [mΩ]	Dec. Cap. Max LL ⁽⁶⁾⁽⁸⁾ [nH]	Impedance [mΩ]	100 nF ⁽⁶⁾	220 nF	470 nF	1µF	2.2 μF	4.7 µF	10 µF	22 µF
vdd_mpu	10	2	57	12	2	2	3	1	1		1
vdd_dspeve	13	2.5	54	8	1	1	2	1	1	1	
vdd	27	2	87	6	1	1	1	1	1		
vdd_gpu	18	2.5	207	6	1	1	1	1	1		
vdd_iva	48	2	800	5		1			1		
vdds_ddr1	10	2.5	200	8	4		2		2		1
vdds_ddr2	10	2.5	200	8	4		2		2		1
cap_vbbldo_dspeve	N/A	6	N/A								
cap_vbbldo_gpu	N/A	6	N/A								
cap_vbbldo_iva	N/A	6	N/A								
cap_vbbldo_mpu	N/A	6	N/A								
cap_vddram_core1	N/A	6	N/A								
cap_vddram_core2	N/A	6	N/A								
cap_vddram_core3	N/A	6	N/A								
cap_vddram_core4	N/A	6	N/A								
cap_vddram_core5	N/A	6	N/A								
cap_vddram_dspeve1	N/A	6	N/A								
cap_vddram_dspeve2	N/A	6	N/A								
cap_vddram_gpu	N/A	6	N/A								
cap_vddram_iva	N/A	6	N/A								
cap_vddram_mpu1	N/A	6	N/A								
cap_vddram_mpu2	N/A	6	N/A								

Table 2. Recommended PDN and Decoupling Characteristics ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾⁽⁵⁾

(1) For more information on peak-to-peak noise values, see the *Recommended Operating Conditions* table of the *Specifications* chapter in the *AM572x Embedded Applications Processor Data Manual* (SPRS915).

(2) Capacitor ESL must be as low as possible and must not exceed 0.5 nH.

(3) The PDN (Power Delivery Network) impedance characteristics are defined versus the device activity (that runs at different frequency) based on the *Recommended Operating Conditions* table of the *Specifications* chapter in the *AM572x Embedded Applications Processor Data Manual* (SPRS915).

(4) The static drop requirement drives the maximum acceptable PCB resistance between the PMIC and the processor power balls.

- (5) Assuming that the PMIC (power IC) feedback sense is taken close to processor power balls.
- (6) This limit only applies to the lowest value capacitor present in the design.
- (7) Maximum R_{eff} from SMPS to Processor.
- (8) Maximum Loop Inductance for each decoupling capacitor.



4 Models

The models to be used for the board components are key to ensuring that the simulation results provide realistic values as they relate to each particular board design. Table 3 lists the necessary models for this PDN study.

Component	Reference Designator	Part Number	Model Name
Inductor	L5	Vishay IHLP- 1616ABER1R0M11	Modeled as a short in simulation
Capacitor	C167	TDK C0603X5R0J224M030BB	C0603X5R0J224M030BB.s2p
Capacitor	VDD_MPU(C77,C82-C93) VDD_DDRn(C156-C184) VDD_CORE(C54-C72) VDD_DSP(C51-C53, C57,C59,C61,C63,C64,C68-C70,C73-C76,C78-C80) VDD_3V3(C113-C139,C15,C263,C268, C269,C30,C339,C50,C81)	TDK C0603X5R0J104M030BC	C0603X5R0J104M030BC.s2p
Resistor	R(all)		Modeled as a short in simulation

Table 3. Models for GP EVM PDN Study

5 VDD_MPU




Figure 4. VDD_MPU Example (Layer 6)

Copyright © 2015, Texas Instruments Incorporated






Figure 5. VDD_MPU Example (Layer 8)

5.1 IR Drop

Loop resistance = $0.2870 \text{ m}\Omega$

VDD_MPU max drop due to trace resistance = 1.4 mV. With VDD_MPU sourced at 1.10 V nominal from the power management control IC (PMIC), the worst case level at System-on-Chip (SOC) is 1.0986 V.

5.2 Voltage Drop (resultant)

Figure 6 shows the voltage drop from the PMIC to the processor pads. To decode the voltage value at each point on the power plane, see the color scale map on the left. This plot is a 2D view of all pertinent layers that contain the VDD_MPU power net.






Figure 6. VDD_MPU Voltage Drop (resultant)

5.3 Current Density

Figure 7 shows the current density within the power trace. To determine the amount of current in any portion of the trace, see the color scale on the left side. Areas of high current density would benefit from additional copper to provide increased current availability.




Figure 7. VDD_MPU Current Density



VDD_MPU

5.4 Loop Inductance Value

Simulation was done to check the loop inductance values of each capacitor on the VDD_MPU power net. These are listed in Figure 8 and Table 4. These values are taken at 50 kHz.




Figure 8. VDD_MPU Loop Inductance

Table 4. VDD_MPU Loop Inductance Table

VDD_MPU_C77.1_GND	2.15E-09
VDD_MPU_C82.1_GND	2.07E-09
VDD_MPU_C83.1_GND	2.39E-09
VDD_MPU_C84.1_GND	2.34E-09
VDD_MPU_C85.1_GND	2.55E-09
VDD_MPU_C86.1_GND	2.58E-09
VDD_MPU_C87.1_GND	2.65E-09
VDD_MPU_C88.2_GND	2.86E-09
VDD_MPU_C89.2_GND	5.65E-09
VDD_MPU_C90.1_GND	3.37E-09
VDD_MPU_C91.1_GND	2.36E-09
VDD_MPU_C92.2_GND	3.86E-09
VDD_MPU_C93.1_GND	3.39E-09

Space is limited for placing power decoupling capacitors on AM572x-based designs that place a premium on low-cost, reduced footprint PCBs. However, care was taken to place the bulk and decoupling capacitors in optimal locations that provide sufficient filtering of the input power to the processor. This is a tradeoff between processor power nets since there is not enough physical room to place all of the capacitors (for all power nets) close to the processor itself.



5.5 Decoupling Capacitor Placement

Figure 9 shows the physical placement of the decoupling capacitors on the VDD_MPU power net.




Figure 9. VDD_MPU Decoupling Capacitor Placement

5.6 Power Trace Impedance

Trace Impedance @ 50 MHz = 86.6 mohms




Figure 10. VDD_MPU Power Trace Impedance

6 VDD_DDR

Power planes of the VDD_DDR1 and VDD_DDR2 power buses.

Figure 11. VDD_DDR Example (Layer 7)




Figure 12. VDD_DDR Example (Layer 6)

6.1 Ir Drop

Loop resistance = 0.1581 mohm

VDD_DDR max drop due to trace resistance = 0.300 mV. With VDD_DDR sourced at 1.06 V from the PMIC, the worst case level at SOC is 1.0597 V.



6.2 Voltage Drop (resultant)

Figure 13 shows the voltage drop from the PMIC to the processor pads. To decode the voltage value at each point on the power plane, see the color scale map on the left. This plot is a 2D view of all pertinent layers that contain the VDD_DDR power net.




Figure 13. VDD_DDR Voltage Drop (resultant)

6.3 Current Density

Figure 14 shows the current density within the power trace. To determine the amount of current in any portion of the trace, see the color scale map on the left side.







Figure 14. VDD_DDR Current Density

6.4 Loop Inductance Value

Estimations of the decoupling capacitor loop inductance values help to show whether the capacitor placement and routing is acceptable for each power net. Minimizing the loop inductance for each decoupling capacitor is important, within reason, in order to lower the overall inductance that the processor power pins see to the decoupling capacitors.






Table 5. Loop Inductance Value Table

VDD_DDR_C156.1_GND	1.47E-09
VDD_DDR_C157.1_GND	2.38E-09
VDD_DDR_C158.1_GND	2.66E-09
VDD_DDR_C159.1_GND	2.47E-09
VDD_DDR_C160.1_GND	1.92E-09
VDD_DDR_C161.1_GND	2.04E-09
VDD_DDR_C162.1_GND	2.30E-09
VDD_DDR_C163.1_GND	2.53E-09
VDD_DDR_C164.1_GND	2.15E-09
VDD_DDR_C165.1_GND	1.91E-09
VDD_DDR_C166.1_GND	2.88E-09
VDD_DDR_C167.1_GND	3.25E-09
VDD_DDR_C168.1_GND	2.14E-09
VDD_DDR_C169.1_GND	3.90E-09
VDD_DDR_C170.1_GND	1.83E-09
VDD_DDR_C171.1_GND	4.97E-09
VDD_DDR_C172.1_GND	2.33E-09
VDD_DDR_C173.1_GND	2.46E-09
VDD_DDR_C174.1_GND	2.19E-09
VDD_DDR_C175.1_GND	3.24E-09
VDD_DDR_C176.1_GND	3.75E-09
VDD_DDR_C177.1_GND	4.40E-09
VDD_DDR_C178.1_GND	2.26E-09
VDD_DDR_C179.1_GND	3.04E-09
VDD_DDR_C180.1_GND	1.68E-09
VDD_DDR_C181.1_GND	4.14E-09
VDD_DDR_C182.1_GND	2.78E-09
VDD_DDR_C183.1_GND	5.45E-09
VDD_DDR_C184.1_GND	2.58E-09

Space is limited for placing power decoupling capacitors on AM572x-based designs that place a premium on low-cost, reduced footprint PCBs. However, care was taken to place the bulk and decoupling capacitors in optimal locations that provide sufficient filtering of the input power to the processor. This is a tradeoff between processor power nets since there is not enough physical room to place all of the capacitors (for all power nets) close to the processor itself.



lit View Add Display Setup Shape Logic Elac	FlowPlag Boute Analyze Manufacture Iools Help			cād
🗙 🛽 🛧 🛛 🗶 🕞 🖕	E E Q Q Q Q Q Q D D E	III 21 6 🛠 H 🖽 😡 🔟 🛛	🕈 🕮 🍠 🔅 🍏 🗶 🖉 🖉	
i i o ii ii ii ii o o o ii	0 0 0 a 🗶 🤷 H 🛏 💩 🕸 🖟	0 👯 🗗 🔛 🤞 🕱 🛛 🚺	ũã ĩ X 🚺 🐱 💷 🥥	
			100 m 2/00/20	1 Find &
				Design Object Find Filter All On All Off
				F Groups F Shapes
	58885 58885			Compil Compil
				Symbols T Cline segs
	2170 C159			Functions F Other segs
	0 0 0 113 6162 9 0			T Nets T Figures
Symbol "B364" 402	C150 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			F Pins F DRC errors
Symbol "R364" 402	CG			□ Vias □ Text
	STATE TO A 1993 BOLE REPORT			Clines F Retsnests
				Lines T RatTs
				Find By Name Symbol (or Pin)
	5 BC165			the second s
				Vabilty +
				Views: Film:beagle_x15a1_bsl
	6010 - 181000 - E + - E E E E E E E E E E E E E E E E E			Laver Plan Etch Via Pin D Conductors
	21200 - 20 - 20			Planes P FFF
	0010000 00 FOR FOR			
	2110 - 200 - 201 10-031 (1-1-0-0)			Тор
	CON SACIES HAND			Gnd_L2
				IM_L3
				Gnd_L4
Cast Cast			<u></u>	Sig_L5
Grids are drawn 80 0000, 80 0000 apart for enhance	l viewability.			Pwr_L7
Pick 1st corner of the new window. Grids are drawn 20.0000, 20.0000 apart for enhance	viewability.		1.	Sig_L8
Pick 1st corner of the new window. Command >				Gnd L9
President s				

Figure 16. VDD_DDR Loop Inductance Value

6.5 Power Trace Impedance

Trace Impedance @ 50 MHz = 36.0 mohms




Figure 17. VDD_DDR Power Trace Impedance



7 VDD_CORE

g Alogo KB Dinjong jeun Perlamanan () bengin 133 Amel 2000kal Angert Curient Tooling (permising) Din 154 Yere 244 Dinjon Jelgo Rome Lopic Rome Finaling Bank Andrija Mandatar Look Belo	cadence
1911日 本 9 × 9 + 1 - 1 年 1 日田ののののの 日田 1 年 2 日日ののの 1 年 1 日日のののの 1 日日のののの 1 日日のののの 1 日日のののの 1 日日のののの 1 日日ののの 1 日日のの	
■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■	
	Print Design Object Find Filter
	Compared Value Condense Compared Value Condense Compared Value Condense Co
	P Nets P Papers Pens P DRC enors Prion Prion Prion Prion Prion Prion
	Find By Name Net Name More
) Vability 🔺 🔸 🗙
	Views: Film beagle_x15a1_LB ・ Lapet: Bian Elich Via Bin Dic Al Conductors アロアロア Planes アロアロア
	Top
	Sig_15 8 8 8 8 8 Pwr_16 8 8 8 8 Pwr_17 8 8 8 8
Codes are drawn 10 0000, 80 0000 apart for enhanced vewebility Codes are drawn, 20 0000 apart for enhanced vewebility Do adverter tout.	Sq_L0
N Der Walt Court highlighted	Gend_L11 Bottom General edit Of Concentration 0

Figure 18. VDD_CORE Example (Layer 8)

ingen Rik Derigner von Antonisien is beige XII Anstal stadio i print Crusten Tachen jaren van 1989 Vere Bild Digter Setze Vere Logis Ziele Rooffeij Brute Anstys Mandertum Tools Holp	căde
では キッ×→↓●★ 回日のへんんんのじ (1) 単語の体質回線 の出出メキや単1 品	
	Tridi Altoni Debajor Object Francisko Compos Fr. Stationer Compos Fr. Stationer Compos Fr. Stationer Compos Fr. Stationer Compos Fr. Stationer Compos Fr. Stationer Compos Fr. Stationer Franklicher F
	A Headery A Law Veryan 「Filtry basingto_antical Lis Lawe Base Each Via Filt Size Considerions ・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・
	004_L2 # # # # M_3 # # # Mag_14 Pag_15 # # # Pag_15 # # # # Pag_15 # # # #
Conference of the second to Conference of Levendella Con	God_13 500

Figure 19. VDD_CORE Example (Layer 6)

7.1 Ir Drop

The loop resistance is 0.2174 mohm.

VDD_CORE max drop due to trace resistance = 0.420 mV. With VDD_CORE sourced at 1.03 V from the PMIC, the worst case voltage level at SOC is 1.02958 V.



VDD_CORE

7.2 Voltage Drop (resultant)

Figure 20 shows the voltage drop from the PMIC to the processor pads. To decode the voltage value at each point on the power plane, see the color scale map on the left. This plot is a 2D view of all pertinent layers that contain the VDD_CORE power net.




Figure 20. VDD_CORE Voltage Drop (resultant)

7.3 Current Density

Figure 21 shows the current density within the power trace. To determine the amount of current in any portion of the trace, see the color scale map on the left side.






Figure 21. VDD_CORE Current Density

7.4 Loop Inductance Value

Estimations of the decoupling capacitor loop inductance values helps to show whether the capacitor placement and routing is acceptable for each power net. Minimizing the loop inductance for each decoupling capacitor is important, within reason, in order to lower the overall inductance that the processor power pins present to the decoupling capacitors.






Table 6. VDD_CORE Loop Inductance Table

VDD_CORE_C54.1_GND	3.56E-10
VDD_CORE_C55.2_GND	2.94E-10
VDD_CORE_C56.2_GND	2.34E-10
VDD_CORE_C58.2_GND	3.01E-10
VDD_CORE_C60.2_GND	2.80E-10
VDD_CORE_C62.2_GND	2.67E-10
VDD_CORE_C65.1_GND	3.19E-10
VDD_CORE_C66.2_GND	2.41E-10
VDD_CORE_C67.2_GND	3.02E-10
VDD_CORE_C71.2_GND	3.34E-10
VDD_CORE_C72.2_GND	2.99E-10

7.5 Decoupling Capacitor Placement

Space is limited for placing power decoupling capacitors on AM572x-based designs that place a premium on low-cost, reduced footprint PCBs. However, care was taken to place the bulk and decoupling capacitors in optimal locations that provide sufficient filtering of the input power to the processor. This is a tradeoff between processor power nets since there is not enough physical room to place all of the capacitors (for all power nets) close to the processor itself.


o PCB Designer (was Performance I): beagle X15_RevA2_x10.brd Project: C:_/am572x/evm/gpevm/pcb it: View Add Display Setup Shape Logic Elace RowPlan Boute Analyze Manufacture Iools Help		cāde
		cade
ି 🖬 🚸 ତ 🗶 ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ ୬ 🖉 🖄 🛣 🔛 🖾 🖉 🖉 🖾 🖉 🖾 🖉	* 📽 🖩 🗑 🚺 🔐 📲 🧳 🌺 🗴	5 C
1 5 6 8 - 4 6 6 6 6 6 6 6 6 8 4 H H H H H H H H H H H H		
		a find a find
		- CONT
		All On All Of
		Groups IT Shepns
		Comps E Volds/Cevits
		Symbols IT Cline segs
		F Functions F Other setps
		V Nets IT Figures
		Pins DRC errors
		T Vis T Decentrs
		Clines E Retanents
0010 * * * * E * * * * 6 6 7 F * 6 00 * * 6 2220 * * * * * *		🔽 Lines 🗖 Pat To
		Find By Name
		Symbol (or Pin) 💌 Name
		More.
		1 Vability 4 -
5vmbol*U11* SKTEGA-2KK-	6334-P760	
ney relate a second relation and an end of the		Views:
		Laver Plan Etch Via Pin Dro
		Conductors FFFF
201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201 - 201		Planes P FFFF
		Тор 🔳 🖬 🗖 📕
		Gnd_L2
		Int_L3
		Gnd_L4
		Sig_L5 NENE
	三 川和2 三	Pwr.L6
Symbol "C72" highlighted.		Pwr.L7
Grids are drawn 80.0000.80.0000 apart for enhanced viewability. Pick 1st comer of the new window.		
Grids are drawn 20.0000, 20.0000 apart for enhanced viewability.		Sig_L8 B B B B
Command >	- ×	Gnd L9

Figure 23. VDD_CORE Decoupling Capacitor Placement

7.6 Power Trace Impedance

Trace Impedance @ 50 MHz = 55.02 mohms







8 VDD_DSP




Figure 25. VDD_DSP Example (Layer 6)






Figure 26. VDD_DSP (Layer 8)




Figure 27. VDD_DSP Example (Layer 9)

8.1 Ir Drop

The loop resistance = 0.3142 mohm.

VDD_DSP max drop due to trace resistance = 1.4 mV. With VDD_DSP sourced at 1.06 V from the PMIC, the worst case level at SOC is 1.0586 V.



8.2 Voltage Drop (resultant)

Figure 28 shows the voltage drop from the PMIC to the processor pads. To decode the voltage value at each point on the power plane, see the color scale map on the left. This plot is a 2D view of all pertinent layers that contain the VDD_DSP power net.




Figure 28. VDD_DSP Voltage Drop (resultant)

8.3 Current Density

Figure 29 shows the current density within the power trace. To determine the amount of current in any portion of the trace, see the color scale map on the left side.




Figure 29. VDD_DSP Current Density



8.4 Loop Inductance Value

Estimations of the decoupling capacitor loop inductance values helps to show whether the capacitor placement and routing is acceptable for each power net. Minimizing the loop inductance for each decoupling capacitor is important, within reason, in order to lower the overall inductance that the processor power pins present to the decoupling capacitors.




Figure 30. VDD_DSP Loop Inductance

Table 7. VDD_DSP Loop Inductance Table
--

Loop Inductance	50 MHz
VDD_DSP_C51.1_GND	3.38E-10
VDD_DSP_C52.2_GND	3.17E-10
VDD_DSP_C53.1_GND	2.52E-10
VDD_DSP_C57.1_GND	3.30E-10
VDD_DSP_C59.1_GND	3.37E-10
VDD_DSP_C61.1_GND	3.27E-10
VDD_DSP_C63.1_GND	2.17E-10
VDD_DSP_C64.1_GND	1.97E-10
VDD_DSP_C68.1_GND	2.76E-10
VDD_DSP_C69.1_GND	2.82E-10
VDD_DSP_C70.1_GND	2.07E-10
VDD_DSP_C73.1_GND	2.75E-10
VDD_DSP_C74.1_GND	2.82E-10
VDD_DSP_C75.1_GND	2.80E-10
VDD_DSP_C76.1_GND	2.93E-10
VDD_DSP_C78.2_GND	2.91E-10
VDD_DSP_C79.1_GND	2.97E-10
VDD_DSP_C80.1_GND	2.32E-10



8.5 Decoupling Capacitor Placement

Space is limited for placing power decoupling capacitors on AM572x-based designs that place a premium on low-cost, reduced footprint PCBs. However, care was taken to place the bulk and decoupling capacitors in optimal locations that provide sufficient filtering of the input power to the processor. This is a tradeoff between processor power nets since there is not enough physical room to place all of the capacitors (for all power nets) close to the processor itself.





Figure 31. VDD_DSP Decoupling Capacitor Placement

8.6 Power Trace Impedance

Trace Impedance @ 50 MHz = 51.0 mohms





SPRABY8–October 2015 Submit Documentation Feedback



VDD_3V3

9 VDD_3V3




Figure 33. VDD_3V3

9.1 Ir Drop

Loop resistance = 0.1267 mohm

9.2 Voltage Drop (resultant)

Figure 34 shows the voltage drop from the PMIC to the processor pads. To decode the voltage value at each point on the power plane, see the color scale map on the left. This plot is a 2D view of all pertinent layers that contain the VDD_3V3 power net.







Figure 34. Voltage Drop (resultant)



9.3 Loop Inductance Value

Figure 35. VDD_3V3 Loop Inductance

Table 8. VDD_3V3 Loop Inductance Table

VDD_3V3_C113.1_GND	5.35E-09
VDD_3V3_C114.1_GND	2.56E-09
VDD_3V3_C115.1_GND	2.60E-09
VDD_3V3_C116.1_GND	2.40E-09
VDD_3V3_C117.1_GND	2.49E-09
VDD_3V3_C118.1_GND	2.62E-09
VDD_3V3_C119.1_GND	2.60E-09
VDD_3V3_C120.1_GND	2.41E-09
VDD_3V3_C121.1_GND	2.64E-09
VDD_3V3_C122.1_GND	3.02E-09
VDD_3V3_C123.1_GND	1.77E-09
VDD_3V3_C124.1_GND	2.80E-09
VDD_3V3_C125.1_GND	2.49E-09
VDD_3V3_C126.1_GND	2.54E-09
VDD_3V3_C127.1_GND	2.43E-09
VDD_3V3_C128.1_GND	2.24E-09
VDD_3V3_C129.1_GND	4.01E-09
VDD_3V3_C130.1_GND	3.64E-09
VDD_3V3_C131.1_GND	2.95E-09
VDD_3V3_C132.1_GND	2.27E-09
VDD_3V3_C133.1_GND	2.13E-09
VDD_3V3_C134.1_GND	2.33E-09
VDD_3V3_C135.1_GND	2.62E-09
VDD_3V3_C136.1_GND	2.82E-09
VDD_3V3_C137.1_GND	8.51E-09
VDD_3V3_C138.1_GND	2.36E-09
VDD_3V3_C139.1_GND	2.81E-09
VDD_3V3_C15.1_GND	6.67E-09
VDD_3V3_C263.2_GND	4.37E-09
VDD_3V3_C268.1_GND	2.81E-09
VDD_3V3_C269.1_GND	3.63E-09
VDD_3V3_C30.1_GND	4.86E-09
VDD_3V3_C389.1_GND	3.84E-09
VDD_3V3_C50.1_GND	3.99E-09
VDD_3V3_C81.1_GND	2.81E-09

9.4 Decoupling Capacitor Placement

Space is limited for placing power decoupling capacitors on AM572x-based designs that place a premium on low-cost, reduced footprint PCBs. However, care was taken to place the bulk and decoupling capacitors in optimal locations that provide sufficient filtering of the input power to the processor. This is a tradeoff between processor power nets since there is not enough physical room to place all of the capacitors (for all power nets) close to the processor itself.



egni PCB Onligner (was Performance I) bengle XIS Perik2 at0 brd Proyect C., Amil720 reversigner mysch Edit Yorw Add Display Setup Shape Logic Blace FlowPlay Route Analyze Manufacture Iools Help		cade
🗁 🖬 🖉 🖉 🖉 🖉 🖉 🖾 🖾 🖉 🖉 🖉 🖉	@\$#####@## J \$&#II@</th><th></th></tr><tr><th></th><th></th><th></th></tr><tr><th></th><th></th><th>nd s + ></th></tr><tr><th>n Eile sinn ar ar osie</th><th>*</th><th>Design Object Find Filter All On All Of</th></tr><tr><td>Sangers Stall + and Beat account of the</td><td></td><td>F Groups F Shapes</td></tr><tr><td>Contraction of the Contraction o</td><td>O'O' H HING (HAN)</td><td>E Comps E Visida/Cava</td></tr><tr><td>esto anter atros 1 2 al 1 de 12 d</td><td></td><td>Symbols Chercege Functions Chercege</td></tr><tr><td></td><td></td><td>Functions F Other rega P Nets F Figures</td></tr><tr><td>10 Symbol "U11" SKTBC</td><td>A-2KK-6334-P760</td><td>Pins C DRC errors</td></tr><tr><td>***************************************</td><td></td><td>E Vinta E Text</td></tr><tr><td></td><td></td><td>F Cher F Battonik</td></tr><tr><td></td><td></td><td>Eutres E BetTs</td></tr><tr><td>The second s</td><td></td><td>Find By Name</td></tr><tr><td></td><td></td><td>Symbol (or Pin)</td></tr><tr><td></td><td></td><td>> More.</td></tr><tr><td>A X C A X - 2 Aug D A K S C A D A A A A A A A A A A A A A A A A A</td><td></td><td>Asbilty 4 -</td></tr><tr><td></td><td></td><td>ews:</td></tr><tr><td></td><td>0111</td><td>over Plan Elch Via Pin Dro</td></tr><tr><td></td><td></td><td>anductors FFFFF</td></tr><tr><td>CONTRACTOR AND CONTRACTOR CONTRACTOR CONTRACTOR</td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td>nd L2</td></tr><tr><td></td><td>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td>4.16 </td></tr><tr><td> Symbol "C139" highlighted. Gnds are drawn 80 0000, 80 0000 apart for enhanced viewability. </td><td></td><td></td></tr><tr><td>Pick 1st corner of the new window.</td><td></td><td></td></tr><tr><td>Grids are drawn 20 0000, 20 0000 apart for enhanced viewability</td><td></td><td></td></tr></tbody></table>	

Figure 36. VDD_3V3 Decoupling Capacitor Placement

9.5 Power Trace Impedance

Trace Impedance @ 50 MHz = 45.5 mohms




Figure 37. VDD_3V3 Power Trace Impedance



VDD_1V8

www.ti.com

10 VDD_1V8




Figure 38. VDD_1V8 Example (Layer 7)




Figure 39. VDD_1V8 Example (Layer 8)



Rel Denigheer feer Performence () began 2015 Ferdiz statued Project Cultura 5720 formignermispic) Yern Edid Display Setype Stope Logic Blace FlowPlag Boute Analyze Manufacture Iocis Halp	cade
□ ◆ ○ × → ↓ - ● ★ 回日 & € ♀ ♀ ♀ ♀ ◎ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■	🖉 🖩 I 🧣
	1 Find a -
	Design Object Find Filter All On All Of
	F Groups F Shaper
	F Comm F Veide/Cavity
	F Symbols E Cherridge
	F Functions F Other services
	Pinets F Piperes
	E Vier E Tred
	E Gray E Personata
	The Comment Print Part Te
	Find By Name
	(Net) Norma
	More
	t Vubity a -
	Views: Film beagle_x15a1_L10
	Laper Elan Etch Via Ein Dr
	Conductors FFFF Planes P FFFF
	Top
	Grd_L4 NNN
	SQLS XXXX
	Pwt_L6 XXX
0 0 0 0 0 0 0 0 0 0 0 0 0 0	Pwr_L7
0 00 0··	Sig_L0 Sig_L0 Grid L3 Sig_L0 S
o element bund et "Vdd_JV3" highlighted	
et "Vdd_3V3" dehighlighted. et "Vdd_1V8" highlighted.	Gnd_L11

Figure 40. VDD_1V8 Example (Layer 10)

10.1 Ir Drop

Loop Resistance = 0.3624 mohm

1.79972 V

10.2 Voltage Drop (resultant)

Figure 41 shows the voltage drop from the PMIC to the processor pads. To decode the voltage value at each point on the power plane, see the color scale map on the left. This plot is a 2D view of all pertinent layers that contain the VDD_1V8 power net.






Figure 41. VDD_1V8 Voltage Drop (resultant)

10.3 Current Density

Figure 42 shows the current density within the power trace. To determine the amount of current in any portion of the trace, see the color scale map on the left side.




Figure 42. VDD_1V8 Current Density



10.4 Power Trace Impedance

Trace Impedance @ 50 MHz = 63.5 mohms




Figure 43. VDD_1V8 Trace Impedance

11 References

• AM572x Embedded Applications Processor Data Manual (SPRS915)

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated