Copyright © 2018, Texas Instruments Incorporated

Crosspoint Switch with TS3USB30 Device

Brian Zhou

ASC-HSDC

ABSTRACT

Cross-point switches are particularly helpful in simplifying layouts when traces have to cross and also are helpful in USB Type-C applications switching the top and bottom signals of the reversible connector. This document introduces how to use two TS3USB30 devices to provide 2 : 2 Cross-point switch with only one GPIO to control the Mux.

Contents

Introduction	1
Functional Block Diagram	2
Device Functional Mode	2
Application Information	2
Power Supply Recommendations	
Layout	4
References	5
	Functional Block Diagram Device Functional Mode Application Information Power Supply Recommendations Layout

List of Figures

List of Tables					
4	Layout Recommendation	5			
	2:2 Differential Fan Out Switch Schematic				
	2:2 Differential Cross-point Switch Schematic				
1	Function Block Diagram	2			

1 Differential MUX Function Table 2

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The TS3USB30 is a high-bandwidth 1:2 switch specially designed for the switching and isolating of highspeed USB 2.0 signals in systems with limited USB I/Os. The wide bandwidth (900 MHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs or from two different hosts to one corresponding output. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. The TS3USB30 integrates ESD protection cells on all pins, is available in a tiny UQFN package (1.8 mm x 1.4 mm).

Cross-point switches are particularly helpful in simplifying layouts when traces have to cross and also are helpful in USB Type-C applications switching the top and bottom signals of the reversible connector.

There are some switch devices on the market for cross-point switches, but either they need more GPIOs to control the Mux or with large package size.

Here we are going to introduce a 2:2 Mux using two TS3USB30 devices. With only one GPIO, it can be either 2:2 cross-point switch or just 2:2 fan out.

1



Application Report SPRACH8–January 2018





Functional Block Diagram

www.ti.com

2 Functional Block Diagram




Figure 1. Function Block Diagram

3 Device Functional Mode

It can be configured to be either cross-point switch or just fan out based on the layout requirement controlled by GPIO pin FLIP. It should be available from any PD controller.

The device functional modes are shown in Table 1. Inputs signal USB2 or I2C can be routed to OUT1 or OUT2.

Table 1. Differential MU	JX Function Table
--------------------------	-------------------

CONTROL SETTING		SIGNAL ROUTING	
FLIP	OE	OUT1	OUT2
L	L	USB2	I2C
Н	L	I2C	USB2

4 Application Information

4.1 2:2 Differential Cross-point Switch

It can be configured to be cross-point switch if FLIP control pin is high and OE pin is low. USB2 signal will be routed to OUT2 and I2C signal to OUT1.



www.ti.com




Figure 2. 2:2 Differential Cross-point Switch Schematic

4.2 2:2 Differential Fan out

It also can be configured to be 2:2 fan out if FLIP control pin is low and OE pin is low. USB2 signal will be routed to OUT1 and I2C signal to OUT2.




Figure 3. 2:2 Differential Fan Out Switch Schematic



5 **Power Supply Recommendations**

Power to the device is supplied through the VCC pin and should follow the USB 1.0, 1.1, and 2.0 standards. TI recommends placing a bypass capacitor as close as possible to the supply pin VCC to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

6 Layout

6.1 Layout Guidelines

Place supply bypass capacitors as close to VCC pin as possible and avoid placing the bypass caps near the D+ and D– traces.

The high-speed D+ and D- traces should always be of equal length and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In layout, the impedance of D+ and D- traces should match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners which will reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or IC's that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub should be less than 200 mm.

Route all high-speed USB signal traces over continuous planes (VCC or GND), with no interruptions. Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed circuit board with at least four layers is recommended: two signal layers separated by a ground layer and a power layer. The majority of signal traces should run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see High Speed Layout Guidelines (SCAA082) and USB 2.0 Board Design and Layout Guidelines (SPRAAR7).



www.ti.com

6.2 Layout Example




Figure 4. Layout Recommendation

7 References

• Datasheet: TS3USB30 High-Speed USB 2.0 (480-MBPS) 1:2 Multiplexer/Demultiplexer Switch With Single Enable SCDS237F

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/stdterms.htm), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated