

The background features a green circuit board pattern. In the center, three black silhouettes of people are standing and talking, with a white curved line looping around them. Various icons are scattered around: a blue microscope-like tool at the top left, a red handheld device, a yellow square, a yellow car wheel, and a red handheld device at the bottom right. Binary code (0s and 1s) is visible in the lower left area.

TI Developer Conference

February 28-March 2, 2008 • Dallas, TX

Taking Advantage of Using the dMAX DMA Engine in Conjunction with the McASP Peripheral on the TMS320C67x™ DSP

SEE THE FUTURE
CREATE YOUR OWN

Name: Gaganjot Singh Maur

Title: Application Engineer

Company Name: Texas Instruments


Email: gagan@ti.com

SPRP498

Technology for Innovators™

 **TEXAS INSTRUMENTS**

TMS320C672x™ Device Overview



300 MHz DSP core

- 300 MHz 67x+™ core
- 64 Reg + Additional FP instructions
- Code Compatible with 6713 Devices

Large on-chip memory

- 768KB on-chip ROM
- 256KB on-chip RAM
- 32KB Inst. cache (Int Mem + EMIF)
- EMIF for expansion

Enhanced Audio IO

- 16 serial data pins
- Up to 6 different clock rates
- dMAX
 - Support for dma, circular and multi-tap memory delay (for Reverb)
- HPI supports mux A/D and non-mux A/D

TMS320C6727/C6726/C6722 – High Performance Audio Processors and Low System Cost Options

	C6722 200/250 MHz	C6726 250 MHz	C6727 250/300 MHz
MFLOPS	1200/1350	1350	1350/1800
Memory	128 K Bytes SRAM 384 K Bytes ROM 32 K Bytes Instr. Cache	256 K Bytes SRAM 384 K Bytes ROM 32 K Bytes Instr. Cache	256 K Bytes SRAM 384 K Bytes ROM 32 K Bytes Instr. Cache
McASP	2	3	3
I²C	2	2	2
SPI	2	2	2
HPI	N/A	N/A	Yes
EMIF	16-bit	16-bit	32-bit
dMax	Yes	Yes	Yes
Availability	Today!	Today!	Today!

Software Compatible

Typical Applications

Musical Instruments



Sound and musical modification and generation




Audio conferencing



Audio broadcast, encoding and studio applications



dMAX Block Diagram




The dMAX comprises:

- ◆ Event and interrupt processing registers.
- ◆ Event encoder.
- ◆ Address generation hardware for High Priority Event (HiMAX)
- ◆ Address generation hardware for Low Priority Event (LoMAX).
- ◆ High priority event Parameter RAM (HiPaRAM).
- ◆ Low priority event Parameter RAM (LoPaRAM).

Transfers Supported

- ◆ General Purpose (1D, 2D, 3D)
- ◆ FIFO Read, FIFO Write
- ◆ One Dimensional burst
- ◆ SPI Slave data transfer


McASP Block Diagram



Features:

- ◆ Independent clock generator modules for transmit and receive
- ◆ TDM streams from 2 to 32, and 384 time slots
- ◆ Data formatter for bit manipulation
- ◆ Up to 16 individually assignable serial data pins
- ◆ Wide variety of I2S and similar bit-stream format
- ◆ S/PDIF, IEC60958-1, AES-3 formats
- ◆ Extensive error checking and recovery


General Purpose Transfer



Features:

- ◆ 1 Dimension (Block Move), 2 Dimension (Sub-frame extraction) 3 Dimension (Data De-Interleaving) transfer support
- ◆ Separate IDX for 1st, 2nd and 3rd dimension
- ◆ Separate IDX for source and destination
- ◆ Transfer first dimension for an event or complete the entire transfer
- ◆ Supports two reload addresses for source and destination for effective Ping-Pong

FIFO Transfers



Features:


- ◆ Moves data b/w two dimensional linear address and a circular buffer.
- ◆ Circular buffer size need not be 2^n
- ◆ Table based multi tap delay transfer support
- ◆ Reload allows Ping-Pong implementation for linear buffer
- ◆ CPU notification for FIFO Watermark conditions
- ◆ Error checking for FIFO overflow and underflow

McASP Transfer Format


TDM Format-6 Channel TDM Example



Inter-Integrated Sound (I2S) Format




Biphase-Mark Code (BMC)



- ◆ TDM streams from 2 to 32, and 384 time slots
- ◆ Wide variety of I2S and similar bit-stream format
- ◆ S/PDIF, IEC60958-1, AES-3 formats


dMAX McASP Servicing



dMAX Services the McASP and does data sorting



Delay Based Effects



- ◆ FIFO Write dMAX transfer updates the FIFO with new data
- ◆ FIFO Read Transfer reads N TAP data
- ◆ Read and Write PTR updated by dMAX
- ◆ dMAX takes care of circular buffering
- ◆ Error reporting for FIFO under run or overflow




Example Audio Processing System

AUDIO THREAD



Audio Data on McASP Pins

Audio Data on McASP Pins



CTRL DATA TRANSFER B/W THREAD

CONTROL THREAD

Ctrl data on SPI/I2C



 **dMAX TRANSFERS**
 **CPU PROCESSING**

Example Audio System dMAX Performance Data

**CPU 300MHz
EMIF 100MHz 32bit**

TRANSFER		MAX Unit LOAD %
8 Channel 192KHz Audio RX	MAX 0	33.79
8 Channel 192KHz Audio TX		35.07
10MBPS SPI Control Data		26.24
TOTAL		95 %

TRANSFER		MAX Unit LOAD %
FIFO Write 32 * 192K Bytes	MAX 1	9.54
FIFO Read 160 * 192K Bytes		61.41
10MB Read + Write to SDRAM		16
TOTAL		87 %