

How to Implement IEEE 1588 Time Stamping in an Ethernet Transceiver



Garrett Yamasaki

This post is co-authored by [Rob Rodrigues](#).

The Institute of Electrical and Electronics Engineers (IEEE) 1588 Precision Time Protocol (PTP) offers a way to synchronize the time between different nodes on an Ethernet network. Typically, IEEE 1588 PTP clock-synchronization accuracy is significantly less than 10 μ s, making it suitable for applications ranging from factory automation to telecommunications. For instance, in factory automation this protocol can synchronize sensors to control time-based assembly processes that require improved link times or low latency. There are several different ways to implement IEEE 1588 PTP, however, and in this post, we will discuss some different options.

Software Time Stamp

The most common way to implement an IEEE 1588 PTP system is to perform time stamping in the PTP stack when receiving packets from the Ethernet buffer queue, as shown in Figure 1. But employing this method of time stamping is susceptible to large variations in time because software handles the Ethernet queue.




Figure 1. IEEE 1588 Software Time-stamp Block Diagram

Start-of-frame Detect – Software Time Stamp

An improved method performs time stamping within the media access control (MAC) layer of the processor when the PTP packets are buffered. This method, shown in Figure 2, is called start-of-frame detect (SFD) and must be supported by an Ethernet transceiver. SFD is a general purpose input/output (GPIO) pulse sent to the MAC upon reception or transmission of an Ethernet packet. The GPIO pulse has a repeatable and precise relationship to the traffic on the wire. The precision with respect to network traffic enables the PTP algorithm to accurately estimate the delay across the media.

SFD Implementation of IEEE 1588 (Higher precision)




Figure 2. SFD Method

Hardware time stamp

The most accurate approach to IEEE 1588 is to implement time-stamp functionality directly into the hardware of the Ethernet physical layer (PHY) (Figure 3). This requires additional circuitry within the Ethernet transceiver, but provides a more accurate time stamp than SFD. The Ethernet transceiver inserts the time stamp into the packet as close to the wire as possible, which the PTP stack then extracts. The MAC has no need to insert time stamps, freeing up system resources.

Hardware Implementation of IEEE 1588 (Highest precision)




Figure 3. Hardware Time-stamp Block Diagram

When SFD is a critical component of your system, choose the [DP83822](#), TI's newest 10/100Mbps PHY with IEEE 1588 SFD. If every picosecond of accuracy counts, the [DP83640](#) supports integrated 1588v2 hardware time stamping.

Given the various implementations of IEEE 1588 PTP within the Ethernet transceiver, which implementation will you choose? Log in to leave a comment or visit the [TI E2E™ Community Ethernet forum](#).

Additional Resources

- For supplementary theory and results related to this topic, see these application notes:
 - [“AN-1729 DP83640 IEEE 1588 PTP Synchronized Clock Output.”](#)
 - [“AN-1963 IEEE 1588 Synchronization Over Standard Networks Using the DP83640.”](#)
 - [“AN-1838 IEEE 1588 Boundary Clock and Transparent Clock Implementation Using the DP83640.”](#)
- Check out the only 10/100Mbps PHYs with real-time IEEE 1588 hardware: the [DP83630](#) and [DP83640](#).
- View TI's entire [Ethernet portfolio](#).

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated