

# Rethinking Server Power Architecture in a Post-silicon World: Getting from 48 Vin – 1 Vout Directly



Alberto Doronzo

Alex Lidow

David Reusch

John Glaser


**This post was originally published on EPC's [GaN Talk blog](#). Discover more about the LMG5200 and TI GaN solutions [here](#).**

The demand by our society for information is growing at an unprecedented rate. With emerging technologies, such as cloud computing and the internet of things (IoT), this trend for more and faster access to information is showing no signs of slowing. What makes the transfer of information at high rates of speed possible are racks and racks of servers, mostly located in centralized data centers.

In 2014, data centers (in the U.S.) consumed about 100 billion kilowatts hours (kWh) of energy and it is projected by the [Natural Resources Defense Council](#) (NRDC) that data center electricity consumption will increase to roughly 140 billion kilowatt-hours annually by 2020, the equivalent annual output of [50 power plants](#).

The power needed to support this rapidly growing demand comes from our electrical grid, and goes through multiple conversion stages before it actually feeds the remaining energy into a digital semiconductor chip. In [Figure 1](#) is an illustration of this “journey.” Also shown in this figure are the losses due to the transmission and conversion of electricity – from the power plant to the computer chip that does all the work.

Multiplying these efficiency numbers shows that the power grid needs to supply 150 watts of power to meet the demands of a digital chip that may need only 100 watts of power. Therefore the combined waste across the U.S. due to power conversion for servers is 33 billion kWh, equivalent to almost a dozen power plants. But the overall [wasted energy](#) within the server farm is even more, because every watt of power loss through power conversion is actually energy that is converted into heat, and removing this heat demands even more power.



**Figure 1. Typical Multi-stage Power Conversion Architecture Used in Modern Server Farms, Which Takes 150 Watts of Power from the Electrical Grid to Supply 100 Watts to a Digital Processor Used in Servers.**

Whereas the electrical grid has been around for more than a century, the various stages of conversion have been built with technologies based on the semiconductors developed post World War II. These semiconductors are based on silicon crystals, and it is the properties and limitations of silicon that shaped the architecture of [Figure 1](#).


In this article, we will demonstrate the benefits of enhancement-mode gallium nitride (eGaN<sup>®</sup> technology) based power converters in solutions for existing data center and telecommunications architectures centering around an

input voltage of  $48 V_{DC}$  with load voltages as low as  $1 V_{DC}$ . We will explore the capability of high performance GaN power transistors to enable new approaches to power data center and telecommunications systems with higher efficiency and higher power density than possible with previous Si MOSFET based architectures.

### Getting from $48 V_{IN} - 1 V_{OUT}$ Directly

Since the adoption of the 12 V intermediate bus architecture (IBA), bus converters are currently approaching about an order of magnitude increase in output power, from around 100 W to current designs of around 1 kW in a [quarter brick footprint](#). This means that the amount of current on the 12 V bus to the POL converters has also increased by a factor of 10 and, without reductions in busing resistance, a two order of magnitude increase in busing conduction losses follows. GaN technology-based solutions have already demonstrated significant efficiency improvements compared to silicon based solutions in traditional IBA systems.

However, with the increasing conversion losses in the  $48 V_{IN}$  bus converter, the mounting 12 V busing losses on the motherboards, and the higher performance of GaN technology, different architectures may now be considered, such as going directly from  $48 V_{IN}$  to load using non-isolated POL converters, as shown on the bottom of [Figure 2](#).



**Figure 2. Intermediate Bus Architecture (IBA) and a Direct Conversion DC Bus Architecture.**

The first approach evaluated to convert  $48 V_{IN}$  directly to  $1 V_{OUT}$  is a traditional buck converter. The buck converter is one the simplest topologies and the approach taken in the vast majority of current  $12 V_{IN}$  systems. For the 48 V input, an 80 V eGaN monolithic half-bridge IC ([EPC2105](#)), embedded in an [EPC9041](#) demonstration board, was selected for the much higher step-down ratio. A second approach to convert  $48 V_{IN}$  direct to  $1 V_{OUT}$ , from [Texas Instruments](#), uses a transformer-based design to improve converter efficiency. An [LMG5200 GaN-based half bridge](#) is used on the  $48 V_{IN}$  input side, and four 30 V [EPC2023](#) eGaN FETs are used on the low voltage output side.

The efficiencies and power densities of the two  $48 V_{IN}$  to  $1 V_{OUT}$  designs are shown in [Figure 3](#). The buck converter efficiency is that of the entire power train, including the inductor (Würth Elektronik 744 301 033), capacitors, and PCB losses. At a switching frequency of 300 kHz, a peak efficiency of 84% is achieved, and at 20 A the efficiency is around 83.5%. The power density of the buck building block (excluding controller) is approximately 300 W/in<sup>3</sup>. For the transformer-based approach operating at 600 kHz, efficiencies over 90 % are achieved, with the efficiency almost 88% at 50 A of output current. For the transformer-based building block (excluding controller), the power density is approximately 80 W/in<sup>3</sup>.




Figure 3. Efficiency and power density of eGaN based POL converters

$V_{IN}=48\text{ V}$  to  $v_{OUT}=1\text{ V}$ .

A comparison of estimated efficiencies and power densities for the single stage  $48\text{ V}_{IN}$  to  $1\text{ V}_{OUT}$  POL converters and the traditional two-stage IBA approach using the best GaN technology-based design is shown in Figure 4, and summarized in Table 1 (Silicon-based solutions are significantly less efficient than these GaN technology-based solutions). The GaN IC-based IBA's power converters have an estimated 1.5% efficiency improvement over the direct  $48\text{ V}_{IN}$  to  $1\text{ V}_{OUT}$  conversion for the buck-based approach. However, when adding in the losses from the  $12\text{ V}$  bus, estimated to be 2%, the total system efficiencies are very similar. The traditional IBA approach and  $48\text{ V}_{IN}$  direct conversion buck-based approach have similar power densities. For the  $48\text{ V}_{IN}$  transformer-based approach, the system efficiency is over 7% higher than the traditional IBA approach and the system has a lower power density, about a third of the conventional IBA GaN based approach.

The DC bus architecture also has a potential cost advantage, since the cost of the IBC can be eliminated and the cost increase of the  $48\text{ V}_{IN}$  POL converter over the  $12\text{ V}_{IN}$  POL converter will be minimal as they use a similar number of power devices, controllers, and drivers.





Figure 4. Performance Comparisons of GaN Technology-based  $48\text{ v}_{IN}$  Intermediate Bus Architecture and  $48\text{ v}_{IN}$  DC Bus Architecture

**Table 1. Table 1: Summary of 48 V<sub>IN</sub> Intermediate Bus Architecture and 48 V<sub>IN</sub> DC Bus Architecture Performance Comparisons**

Parameter	Units	48 V <sub>IN</sub> IBA		48 V <sub>IN</sub> Direct Conversion	
		48 V <sub>IN</sub> – 12 V <sub>OUT</sub> IBC	12 V <sub>IN</sub> – 1 V <sub>OUT</sub> POL	48 V <sub>IN</sub> –1 V <sub>OUT</sub>	
				Buck Based	Transformer Based
Stage Switching Frequency	kHz	300	1000	300	600
Total Power Devices <sup>a</sup>		32		32	60
System Isolation		Yes		No	No
PCB Complexity		High	Low	Low	High
Stage Efficiency	%	96	88	83	90
Bus Efficiency	%	98		99.9	99.9
Total System Efficiency	%	82.8		82.9	89.9
Stage Power Density	W/in <sup>2</sup> (W/cm <sup>2</sup> )	550 (34)	500 (31)	300 (18)	80 (5)
Total System Power Density	W/in <sup>2</sup> (W/cm <sup>2</sup> )	250 (15)		300 (18)	80 (5)
Total System Cost		Higher		Low	Highest

(a) Scaled to 500 W of output power.

In figure 5 we revisit Figure 1 while applying the single-stage efficiencies demonstrated with eGaN FET and IC based designs. The direct savings by eliminating just the last stage in the server farm power architecture is not only a cost reduction, but also a reduction of power consumed between 7-15% depending on the GaN-based approach. This correlates to direct savings of up to 21 billion kWh per year when compared with silicon-based solutions. This savings is increased further when [air conditioning energy costs inside the server farm](#) are added, bringing the total to almost 25% of the 140 billion kWh consumed by servers in the U.S. alone.



## Conclusion

The impact of eGaN technology in our post-silicon world is even greater than the savings possible in U.S. server farms today and is but one example of the impact that this new, emerging technology makes to the efficient use of electrical power. eGaN technology provides a path to higher performance semiconductors, re-opening the possibilities of Moore's Law for driving innovation – just as [Moore's Law falls off the tracks](#). For example, eGaN technology is enabling new applications such as wireless power transmission, 5G cellular, autonomous vehicles, and colonoscopy pills. And, as the electronics industry gains experience and knowledge in the inherent attributes high performance capabilities, the resulting high performance eGaN semiconductor devices will enable many unforeseen applications, just as silicon, its predecessor, brought about in the post-WWII era.

eGaN<sup>®</sup> FET is a registered trademark of Efficient Power Conversion Corporation.

## General Reference

[1] D. Reusch and J. Glaser, DC-DC Converter Handbook, Power Conversion Publications, 2015. ISBN 978-0-9966492-0-9

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated