

TPS659105 User Guide For DaVinci Family of Processors

This user guide can be used as a reference for connectivity between the TPS659105 power-management integrated circuit (PMIC) and TI DaVinci™ processors, DM643x and DM644x.

Contents

1	Introduction	1
2	Platform Connection	. 1
3	Power-Up Sequencing	
4	Getting Started with TPS659105 and DM64xx	8
	List of Figures	
1	DM643x Power Supply Connections With TPS659105	2
2	DM644x Power Supply Connections With TPS659105	3
3	Power-Up Sequence Timing Diagram	6
	List of Tables	
1	Power Rail Connections for DM643x	4
2	Power Rail Connections for DM644x	4
3	Power-Up Sequence TPS659105	5
4	EEPROM Configuration for TPS659105	6

1 Introduction


This user guide can be used as a reference for connectivity between the TPS659105 PMIC and TI DaVinci processors, DM643x and DM644x. This user guide does not provide details about the power resources or the functionality of the device. For such information, refer to the full specification document, *TPS65910 Data Manual*.

2 Platform Connection

Figure 1 and Figure 2 show the TPS659105 connections with the DM643x and DM644x processors, respectively.



Platform Connection www.ti.com



NOTE: DDR2 memory chip can be powered up with VIO domain.

Figure 1. DM643x Power Supply Connections With TPS659105



www.ti.com Platform Connection




Figure 2. DM644x Power Supply Connections With TPS659105



Power-Up Sequencing www.ti.com

At power up, the maximum current capability (default setting) of the DCDC converters is as follows:

- VIO(max) = 500 mA
- VDD1(max) = 1000 mA
- VDD2(max) = 1000 mA

To have the maximum current capability, the user must program the following register bits:

- VIO_REG[ILMAX] = b01 for 1 A
- VDD1_REG[ILMAX] = b1 for 1.5 A
- VDD2_REG[ILMAX] = b1 for 1.5 A

3 Power-Up Sequencing

The following sections show the power-up sequence requirement for the DM643x processors. To power on the system the user must press and release the PWRON switch (generating a negative pulse).

to correctly power on the device, the PWRHOLD signal must be high after the PWRON button is pressed. In this configuration, the PWRHOLD signal on the TPS659105 is connected to VIO as shown in the Figure 1 and Figure 2. The PWRHOLD signal transitions to high when VIO powers up.

3.1 Power-Up Sequence for DM643x Processors

The BOOT pads on the TPS659105 should be connected as follows: BOOT0 = 0 and BOOT1 = 1.

Table 1. Power Rail Connections for DM643x

Power Domain	Pin Name	lmax (mA)	Voltage (V)	Sequence
Vcore	CVDD ⁽¹⁾ , VDDA_1P1V	1480	1.2	3
I/O	DVDD33	40	3.3	1
I/O	DVDDR2, DDR_VDDDL, PLLVPRW18, VDDA_1P8V, MXVDD	140	1.8	2

^{(1) 1.2} V CVDD for CPU frequencies > 400 MHz. 1.05 V CVDD is only supported on -6 devices running at SYSCLK1 ≤ 400 MHz.

3.2 Power-Up Sequence for DM644x Processors

Table 2. Power Rail Connections for DM644x

Power Domain	Pin Name	Imax (mA)	Voltage (V)	Sequence
Vcore	CVDD, VDDA_1P1V, VDDA1P2LDO, CVDDDSP	1700 ⁽¹⁾	1.2	1
I/O	DVDD33, USB_VDDA3P3	25	3.3	2
I/O	DVDD18, DVDDR2, DDR_VDDDLL, PLLVDD18, VDDA1P8V, USB_VDD1P8, MXVDD, M24VDD	170	1.8	2

⁽¹⁾ For specific applications the current requirement is 1700 mA. TPS659105 can be used for applications with current requirement up to 1500 mA.



3.3 Power-Up Sequence for TPS65910

To satisfy the power-up requirements for DaVinci processors, the TPS659105 powers up with the default sequence when in the EEPROM boot mode configuration (BOOT0 = 0 and BOOT1 = 1), see Table 3. The correct power-up sequence is configured in the EEPROM (factory programmable only).

Apart from the main power rails required for DaVinci processors, all other rails are also powered up at initial power up to support other system peripherals.

Figure 1 and Figure 2 show some typical examples for powering up other peripherals on the user platform.

Table 3 lists the power-up sequence for TPS659105.


Table 3. Power-Up Sequence TPS659105

TPS659105 Power Rail	Sequence Number	Delay (ms)
PWRON (1)	-	-
VDD1	1	2
VAUX2	2	2
VAUX33	2	0
VAUX1	2	0
VIO	3	2
VDD2	4	2
VPLL	5	2
VDIG1	5	0
VDIG2	5	0
VMMC	5	0
VDAC	5	0

⁽¹⁾ The PWRON signal is the start on event. All timings shown are with respect to the previous event.



Power-Up Sequencing www.ti.com



Event description:

Note: PWRON press must be maintained until PWRHOLD acknowledge, or, for shorter PWRON press,

PWRHOLD must go high within 984 ms of valid PWRON press (event 2). To ensure this, PWRHOLD is tied to VIO.

SWCU074-003

Figure 3. Power-Up Sequence Timing Diagram

Table 4 lists the EEPROM values for the TPS659105.

Table 4. EEPROM Configuration for TPS659105

Register	Bit	Description	Option Selected
VDD1_OP_REG	SEL	VDD1 voltage level selection for boot	1.2 V
VDD1_REG	VGAIN_SEL	VDD1 Gain selection, x1 or x2	x1
EEPROM		VDD1 time slot selection	1
DCDCCTRL_REG	VDD1_PSKIP	VDD1 pulse skip mode enable	Skip enabled
VDD2_OP_REG / VDD2_SR_REG	SEL	VDD2 voltage level selection for boot	1.2 V
VDD2_REG	VGAIN_SEL	VDD2 Gain selection, x1 or x3	x1
EEPROM		VDD2 time slot selection	4
DCDCCTRL_REG	VDD2_PSKIP	VDD2 pulse skip mode enable	Skip enabled
VIO_REG	SEL VIO voltage selection		1.8 V
EEPROM	VIO time slot selection		3
DCDCCTRL_REG	VIO_PSKIP	VIO pulse skip mode enable	Skip enabled
EEPROM		VDD3 time slot	OFF (0)
VDIG1_REG	SEL	LDO voltage selection	1.8 V
EEPROM		LDO time slot	5
VDIG2_REG	SEL LDO voltage selection		1.8 V
EEPROM		LDO time slot	6

¹ PWRON button press falling edge

² Valid press after debounce

³ First step of power-up sequence available for DCDC, LDO activation. Time slot 0 is for internal use.



www.ti.com Power-Up Sequencing

Table 4. EEPROM Configuration for TPS659105 (continued)

Register	Bit	Description	Option Selected
VDAC_REG	EG SEL LDO voltage selection		1.8 V
EEPROM		LDO time slot	7
VPLL_REG	SEL	LDO voltage selection	1.8 V
EEPROM		LDO time slot	5
VAUX1_REG	SEL	LDO voltage selection	1.8 V
EEPROM		LDO time slot	2
VMMC_REG	SEL	LDO voltage selection	3.3 V
EEPROM		LDO time slot	6
VAUX33_REG	SEL	LDO voltage selection	3.3 V
EEPROM		LDO time slot	2
VAUX2_REG	SEL	LDO voltage selection	3.3 V
EEPROM		LDO time slot	2
CLK32KOUT pin		CLK32KOUT time slot	7
NRESPWRON pin		NRESPWRON time slot	7 + 1
VRTC_REG	VRTC_OFFMASK	0 = VRTC LDO will be in low-power mode during OFF state. 1 = VRC LDO will be in full-power mode during OFF state.	Low-power mode
DEVCTRL_REG	RTC_PWDN	0 = RTC in normal power mode 1 = Clock gating of RTC register and logic, low-power mode	1
DEVCTRL_REG	CK32K_CTRL	0 = Clock source is crystal/external clock. 1 = Clock source is internal RC oscillator.	Crystal
DEVCTRL2_REG	/CTRL2_REG TSLOT_LENGTH Boot sequence time slot duration: 0 = 0.5 ms 1 = 2 ms		2 ms
DEVCTRL2_REG	IT_POL	0 = INT1 signal will be active low. 1 = INT1 signal will be active high.	Active low
INT_MSK_REG	VMBHI_IT_MSK	0 = Device automatically switches on at NO SUPPLY-to-OFF or BACKUP-to-OFF transition. 1 = Start-up is reason required before switch-on.	0 = Automatic switch-on from supply insertion
VMBCH_REG	VMBCH_SEL[1:0]	Select threshold for main battery comparator threshold VMBCH.	3 V



4 Getting Started with TPS659105 and DM64xx

4.1 First Initialization

4.1.1 I/O Polarity/Muxing Configuration

In the DEVCTRL2_REG register, program the SLEEPSIG_POL bit according to the GPIO or SYS_CLKREQ signal from the DM64xx. This can be set to active-low or active-high for SLEEP transitions. The software configuration allows specific power resources to enter the low-consumption state.

In the DEVCTRL_REG register, set the DEV_SLP bit to 1 to allow the SLEEP transition when requested. Update the GPIO0 configuration (GPIO0_REG) based on your needs.

4.1.2 Define Wake Up/Interrupt Event (SLEEP or OFF)

Select the appropriate bits in the INT_MSK_REG and INT_MSK2_REG registers to activate an interrupt to the processor on the INT1 line.

4.1.3 Backup Battery Configuration

If the system has backup battery, set the BBCHEN bit to 1 in the BBCH_REG register to enable backup battery charging. The maximum voltage can be set based on backup battery specifications by using the BBSEL bits in the BBCH_REG register.

4.1.4 Sleep Platform Configuration

Configure the state of the LDOs when the SLEEP signal is used. By default, in sleep mode all resources maintain their output voltage but transient and load capability are reduced.

Resources that must provide full load capability must be set in the SLEEP_KEEP_LDO_ON_REG register.

Resources that can be set off in the SLEEP state to optimize power consumption must be set in the SLEEP SET LDO OFF REG register.

4.2 Event Management Through Interrupts

4.2.1 INT STS REG.VMBHI IT

INT_STS_REG.VMBHI_IT indicates that a supply (VBAT) is connected (leaving the BACKUP or NO SUPPLY state) and the system must be initialized (see Section 4.1, First Initialization).

4.2.2 INT STS REG.PWRON IT

INT_STS_REG.PWRON_IT is triggered by pressing the PWRON button. If the device is in the OFF or SLEEP state, then this acts as a wakeup event and resources are reinitialized.

4.2.3 INT STS REG.PWRON LP IT

INT_STS_REG.PWRON_LP_IT is the PWRON long-press interrupt. This interrupt is generated when the PWRON button is pressed for 6 seconds. The application processor can make a decision to acknowledge the interrupt. If this interrupt is not acknowledged in the next 2 seconds, the device interprets this as a power-down event.

4.2.4 INT_STS_REG.HOTDIE_IT

INT_STS_REG.HOTDIE_IT indicates that the temperature of the die is reaching the limit. The software must take action to decrease the power consumption before automatic shutdown.



4.2.5 INT_STS_REG.VMBDCH_IT

INT_STS_REG.VMBDCH_IT indicates that the input supply is low and the processor must prepare a shut down to prevent losing data. This interrupt is linked to VBAT but does not apply to a system where PMIC is connected to 5-V rails and not directly to VBAT.

4.2.6 INT_STS2_REG.GPIO_R/F_IT

INT_STS2_REG.GPIO_R/F_IT indicates a GPIO interrupt event. It can be used to wake up the device from the SLEEP state. This can be an interrupt coming from any peripheral device or alike.

NOTE: This wakeup event is not valid for a transition from the OFF state.

4.2.7 INT_STS_REG.RTC_ALARM_IT

INT_STS_REG.RTC_ALARM_IT is triggered when the RTC alarm set time is reached.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps