# Errata

# AWR6443 Device Silicon Errata Silicon Revision 2.0



## **Table of Contents**

1 Introduction	
2 Device Nomenclature	
3 Device Markings	
4 Usage Notes	
4.1 MSS: SPI Speed in 3-Wire Mode Usage Note	
5 Advisory to Silicon Variant / Revision Map	
6 Known Design Exceptions to Functional Specifications	
8 Revision History	

AWR —



#### 1 Introduction

This document describes the known exceptions to the functional and performance specifications to TI CMOS Radar Devices (AWR6443).

#### 2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of Radar / mmWave sensor devices. Each of the Radar devices has one of the two prefixes: XAx or AWR6x (for example: **AWR6443**ABGABLRQ1). These prefixes represent evolutionary stages of product development from engineering prototypes (X6x) through fully qualified production devices (AWR6x).

Device development evolutionary flow:

**XA** — Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.

Production version of the silicon die that is fully qualified.

XA devices are shipped with the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Texas Instruments recommends that these devices not to be used in any production system as their expected end –use failure rate is still undefined.

www.ti.com Device Markings

## 3 Device Markings

Figure 3-1 shows an example of the AWR6443 Radar Device's package symbolization.




Figure 3-1. Example of Device Part Markings

This identifying number contains the following information:

- Line 1: Device Number
- · Line 2: Safety Level and Security Grade
- · Line 3: Lot Trace Code
  - YM = Year/Month Code
  - Z- Assembly Site Code
  - LLL = Assembly Lot
  - S = Primary Site Code
- Line 4:
  - 678A = AWR6443 (ES2.0) Identifier
  - ABL = Package Identifier
  - G1 = "Green" Package Build (must be underlined)

Usage Notes www.ti.com

# **4 Usage Notes**

Usage notes highlight and describe particular situations where the device's behavior may not match presumed or documented behavior. This may include behaviors that affect device performance or functional correctness. These usage notes will be incorporated into future documentation updates for the device (such as the devicespecific data sheet), and the behaviors they describe will not be altered in future silicon revisions.

## 4.1 MSS: SPI Speed in 3-Wire Mode Usage Note

The maximum SPI speed under 3-wire operation was only tested up to 33 MHz. This affects AWR6443.



# 5 Advisory to Silicon Variant / Revision Map

# Table 5-1. Advisory to Silicon Variant / Revision Map

Advisory	Advisory Titlo	AWR6443	
Number	Advisory Title	ES2.0	
	Main Subsystem		
MSS#25	Debugger May Display Unpredictable Data in the Memory Browser Window if a System Reset Occurs	Х	
MSS#26	DMA Requests Lost During Suspend Mode	Х	
MSS#27	MibSPI in Slave Mode in 3- or 4-Pin Communication Transmits Data Incorrectly for Slow SPICLK Frequencies and for Clock Phase = 1	Х	
MSS#28	A Data Length Error is Generated Repeatedly in Slave Mode When IO Loopback is Enabled		
MSS#29	Spurious RX DMA REQ From a Slave Mode MibSPI	Х	
MSS#30	MibSPI RX RAM RXEMPTY Bit Does Not Get Cleared After Reading	Х	
MSS#31	CPU Abort Generated on a Write to Implemented CRC Space After a Write to Unimplemented CRC Space	Х	
MSS#32	DMMGLBCTRL BUSY Flag Not Set When DMM Starts Receiving A Packet	Х	
MSS#33	MibSPI RAM ECC is Not Read Correctly in DIAG Mode	Х	
MSS#36	DMA Read From an Unimplemented Address Space is not Reported as a BUS Error	Х	
MSS#37B	DCC Module Frequency Comparison can Report Erroneous Results	Х	
MSS#38A	GPIO Glitch During Power-Up	Х	
MSS#39	The State of the MSS DMA is Left Pending and Uncleared on Any DMA MPU fault	Х	
MSS#40	Any EDMA Transfer that Spans ACCEL_MEM1 +ACCEL_MEM2 Memories of Hardware Accelerator May Result in Data Corruption Without Any Notification of Error From the SoC	Х	
MSS#41	Issuing WARM_RESET can Cause Bootloader Failure Which Results in Failure to Load the Application From Serial Flash	Х	
MSS#43A	Read-data From Internal Registers of PCR Is Not Reliable. Shared PCS Region Protection is Also Not Supported	Х	
MSS#44	SYNC IN Input Pulse Wider Than 4usec Can Cause a FRC Lockstep Error	Х	
MSS#45	Bootup Failure During the Serial Flash Busy State	Х	
	Analog / Millimeter Wave		
ANA#11A	TX, RX Calibrations Sensitive to Large External Interference	Х	
ANA#12A	Second Harmonic (HD2) Present in the Receiver	Х	
ANA#13B	Phase Mismatch Variation Across Temperature in TX3/TX1 and TX3/TX2 Combinations are higher than that of TX2/TX1 Combination	Х	
ANA#14	Doppler Spurs Observed for Narrow Chirps	Х	
ANA#15A	Excessive TX-RX Coupling or Reflection can Lead to Saturated RX Output	Х	
ANA#16	LVDS Coupling to Clock System	Х	
ANA#17A	On-Board Supply Ringing Induced Spur	Х	
ANA#18B	Spurs Caused due to Digital Activity Coupling to XTAL	Х	
ANA#19	Bandgap Decoupling Capacitor On-Board	Х	
ANA#20	Occasional Failures Observed During Calibration of the Radar Subsystem	Х	
ANA#21A	Out of Band Radiated Spectral Emission	Х	
ANA#22A	Overshoot and Undershoot During Inter-Chirp When Dynamic-Power Saving is Disabled	Х	
ANA#27A	Digital Temperature Sensor Readings Differ From Analog Temperature Sensors	Х	



# **6 Known Design Exceptions to Functional Specifications**

MSS#25 Debugger May Display Unpredictable Data in the Memory Browser Window if a

System Reset Occurs

Revision(s)
Affected:

AWR6443 ES2.0

**Description:** If a system reset (nRST goes low) occurs while the debugger is performing an access on

the system resource using system view, a slave error should be replied to the debugger. If the access was a read, instead the response might indicate that the access completed

successfully and return unpredictable data.

This issue occurs under this condition: when a system reset is asserted (nRST low) on a specific cycle, while the debugger is completing an access on the system, using the system view. An example would be, when a debugger, like the CCS-IDE memory browser window, is refreshing content using the system view. This is not an issue for a CPU only

reset and, this is not an issue during a power-on-reset (nPORRST) either.

**Workaround(s):** Avoid performing debug reads and writes while the device might be in reset.



MSS#26

#### DMA Requests Lost During Suspend Mode

Revision(s)
Affected:

AWR6443 ES2.0

#### **Description:**

While the device is halted in suspend mode by the debugger, the DMA is expected to complete the remaining transfers of a block, if the DEBUG MODE bit field of the GCTRL register is configured to '01'. Instead, the DMA does not complete the remaining transfers of a block but, rather stops after two more frames of data are transferred. Subsequent DMA requests from a peripheral to trigger the remaining frames of a block can be lost.

This issue occurs only in the following conditions:

- · The device is suspended by a debugger
- · A peripheral continues to generate requests while the device is suspended
- The DMA is setup to continue the current block transfer during suspend mode with the DEBUG MODE bit field of the GCTRL register set to '01'
- The request transfer type TTYPE bit in the CHCTRL registers is set to frame trigger ('0')

#### Workaround(s):

#### Workaround #1:

Use TTYPE = block transfer ('1'), when the DEBUG MODE bit field is '01' (finish current block transfer)

or

#### Workaround #2:

Use the DMA DEBUG MODE = '00' (ignore suspend), when using TTYPE = frame transfer ('0') to complete the block transfer, even after suspend/halt is asserted.



MSS#27

MibSPI in Slave Mode in 3- or 4-Pin Communication Transmits Data Incorrectly for Slow SPICLK Frequencies and for Clock Phase = 1

Revision(s)
Affected:

AWR6443 ES2.0

**Description:** 

The MibSPI module, when configured in multibuffered slave mode with 3-functional pins (CLK, SIMO, SOMI) or 4-functional pins (CLK, SIMO, SOMI, nENA), could transmit incorrect data when all the following conditions are met:

- · MibSPI module is configured in multibuffered mode,
- · Module is configured to be a slave in the SPI communication,
- SPI communication is configured to be in 3-pin mode or 4-pin mode with nENA,
- · Clock phase for SPICLK is 1, and
- SPICLK frequency is MSS\_VCLK frequency / 12 or slower

### Workaround(s):

The issue can be avoided by setting the CSHOLD bit in the control field of the TX RAM (Multi-Buffer RAM Transmit Data Register). The nCS is not used as a functional signal in this communication; hence, setting the CSHOLD bit does not cause any other effect on the SPI communication.



MSS#28 A Data Length Error is Generated Repeatedly in Slave Mode When IO Loopback is

Enabled

Revision(s)
Affected:

AWR6443 ES2.0

**Description:** When a DLEN error is created in Slave mode of the SPI using nSCS pins in IO Loopback

Test mode, the SPI module re-transmits the data with the DLEN error instead of aborting the ongoing transfer and stopping. This is only an issue for an IOLPBK mode Slave in Analog Loopback configuration, when the intentional error generation feature is triggered

using CTRLDLENERR (IOLPBKTSTCR.16).

**Workaround(s):** After the DLEN\_ERR interrupt is detected in IOLPBK mode, disable the transfers by

clearing the SPIEN (bit 24) in the SPIGCR1 register and then, re-enable the transfers by

resetting the SPIEN bit.



MSS#29 Spurious RX DMA REQ From a Slave Mode MibSPI

Revision(s) Affected:

AWR6443 ES2.0

**Description:** 

A spurious DMA request could be generated even when the SPI slave is not transferring data in the following condition sequence:

- The MIBSPI is configured in standard (non-multibuffered) SPI mode, as a slave
- The DMAREQEN bit (SPIINT0.16) is set to enable DMA requests
- The Chip Select (nSCS) pin is in an active state, but no transfers are active
- The SPI is disabled by clearing the SPIEN (SPIGCR1.24) bit from '1' to '0'

The above sequence triggers a false request pulse on the Receive DMA Request as soon as the SPIEN bit is cleared from '1' to '0'.

Workaround(s):

Whenever disabling the SPI, by clearing the SPIEN bit (SPIGCR1.24), first clear the DMAREQEN bit (SPIINT0.16) to '0', and then, clear the SPIEN bit.



MSS#30

#### MibSPI RX RAM RXEMPTY bit Does Not Get Cleared After Reading

Revision(s)
Affected:

AWR6443 ES2.0

**Description:** 

The RXEMPTY flag may not be auto-cleared after a CPU or DMA read when the following conditions are met:

- The TXFULL flag of the latest buffer that the sequencer read out of transmit RAM for the currently active transfer group is 0,
- A higher-priority transfer group interrupts the current transfer group and the sequencer starts to read the first buffer of the new transfer group from the transmit RAM, and
- Simultaneously, the Host (CPU/DMA) is reading out a receive RAM location that contains valid received data from the previous transfers.

Workaround(s):

If at all possible, avoid transfer groups interrupting one another.

If dummy buffers are used in lower-priority transfer groups, select the appropriate "BUFMODE" for them (like, SKIP/DISABLED) unless, there is a specific need to use the "SUSPEND" mode.



MSS#31 CPU Abort Generated on a Write to Implemented CRC Space After a Write to

**Unimplemented CRC Space** 

Revision(s)
Affected:

AWR6443 ES2.0

**Description:** An abort could be generated on a write to a legal address in the address offset

region (0x0000–0x01FF) of the CRC register space when a normal mode write to an unimplemented address region (0x0200–0xFFFF) of the CRC register space is followed by a write to a lorgel address region (0x0000, 0x01FF) of the CRC register space.

by a write to a legal address region (0x0000–0x01FF) of the CRC register space.

Workaround(s): None.



MSS#32

#### DMMGLBCTRL BUSY Flag Not Set When DMM Starts Receiving A Packet

Revision(s)
Affected:

AWR6443 ES2.0

**Description:** 

The BUSY flag in the DMMGLBCTRL register should be set when the DMM starts receiving a packet or has data in its internal buffers. However, the BUSY flag (DMMGLBCTRL.24) may not get set when the DMM starts receiving a packet under the following condition:

• The BUSY bit is set only after the packet has been received, de-serialized, and written to the internal buffers. It stays active while data is still in the DMM internal buffers. If the internal buffers are empty (meaning that no data needs to be written to the destination memory) then, the BUSY bit will be cleared.

Workaround(s):

Wait for a number of DMMCLK cycles (for example, 95 DMMCLK cycles) beyond the longest reception and deserialization time needed for a given packet size and DMM port configuration, before checking the status of the BUSY flag, and after the DMM ON/OFF bit field (DMMGLBCTRL.[3:0]) has been programmed to OFF.



MibSPI RAM ECC is Not Read Correctly in DIAG Mode MSS#33

Revision(s) Affected:

AWR6443 ES2.0

**Description:** A Read operation to the ECC address space of the MibSPI RAM in DIAG mode, does

not return the correct ECC value for the first 128 buffers, if the Extended Buffer support is

implemented but, the Extended Mode is disabled for the particular MibSPI instance.

Workaround(s): None.



MSS#36 DMA Read From an Unimplemented Address Space is not Reported as a BUS Error

Revision(s) Affected:

AWR6443 ES2.0

**Description:** The MSS DMA should generate a Bus Error (BER) interrupt when the DMA detects

an error due to a read from an unimplemented address location. This interrupt is not

available on any of the VIM Interrupt Channels for DMA1 and DMA2.

Implication: A DMA read from an unimplemented address can go undetected.

Workaround(s): The DMA MPU has to be engaged with valid address range to ensure no occurrence of

any read from an invalid address location happens.

DMA transfers have to be covered with end-to-end CRC from source to destination.



MSS#37B DCC Module Frequency Comparison can Report Erroneous Results

Revision(s) Affected:

AWR6443 ES2.0

**Description:** The Dual-clock Comparator module, which is used to monitor a clock frequency while

comparing with a known clock reference, could stop earlier than expected, and, thus, indicating the measured clock frequency to be lower. This is due to a clock domain

crossing issue causing a preset to the error detection logic to get triggered.

Workaround(s): Multiple measurements can be taken for the same clock pairs and abnormal frequencies

reported can be ignored

Application code, where possible, could compare the clocks using an alternate clock

comparator module (CCC).



MSS#38A GPIO Glitch During Power-Up

Revision(s) Affected: AWR6443 ES2.0

**Description:** During the 3.3-V supply ramp, the GPIO outputs could possibly see a short glitch (*rising* 

above the 0 V for a short duration), if the 3.3V supply powers up before the 1.8V supply. This GPIO glitch cannot be avoided by just a pulldown resistor. If the GPIO glitch during

boot-up is high enough, it could be falsely detected as a "high".

**Workaround(s):** Powering up the 1.8V supply before the 3.3V supply resolved the issue. Incase that is not

feasible, AND the GPIO is used for critical controls where glitch cannot be tolerated, the

GPIO output should be gated by the nRESET signal of the xWR device.

Using a tri-state buffer (for example: SN74LVC1G126-Q1) externally to isolate the GPIO output from the system until the nRESET of xWR device is released. At this point, all the

supplies are expected to be stable.



The state of the MSS DMA is left pending and uncleared on any DMA MPU fault MSS#39

Revision(s) Affected:

AWR6443 ES2.0

**Description:** The state of the MSS DMA is left pending and uncleared on any DMA MPU fault. The transfer that caused this MPU fault is left pending inside the DMA IP.

> Any trigger on DMA REQ lines (could be caused by any module/IP that is hooked up to DMA in h/w) can re-trigger DMA to start executing the above pending transfer irrespective

of whether that trigger is actually valid/enabled in DMA or that module/IP

Workaround(s): For devices where the Boot ROM is executing the MSS DMA MPU Self tests. As part of

application initialization, if the MSS DMA will be used, the following register field should be used to reset the MSS DMA IP so that the uncleared transfer is reset

- 1. Write MSS\_RCM:SOFTRST1[31:24] 0xAD
- 2. Write MSS RCM:SOFTRST1[31:24] 0x0

It is not recommended to use this configuration at any another instance other than that recommended here in this Errata.

On an actual Real time MPU Error, this error should be treated as a non-recoverable error and a warm reset should be issued to recover.



MSS#40 Any EDMA Transfer That Spans ACCEL\_MEM1 +ACCEL\_MEM2 Memories of

Hardware Accelerator May Result In Data Corruption Without Any Notification Of

**Error From The SoC** 

Revision(s) Affected: AWR6443 ES2.0

**Description:** As per TPTC IP Spec, a Transfer request (TR) is supposed to access a single slave

end point. ACCEL\_MEM0/ACCEL\_MEM1 memory banks of HWA are available via single slave point and ACCEL\_MEM2/ ACCEL\_MEM3 memory banks of HWA are available as another slave point (different from that of ACCEL\_MEM0/ ACCEL\_MEM1). Hence if a single TR is used to access a buffer spanning ACCEL\_MEM1 and ACCEL\_MEM2 memories of the HWA (i.e. a single buffer spanning 2 different slave points), the spec is

not being adhered to. This errata is explicitly highlighting this spec requirement

Workaround(s): TBSplit the access into 2 TRs so that a single TR does not span ACCEL\_MEM1

+ACCEL\_MEM2. The 2 TRs can be chained.



MSS#41

Issuing WARM\_RESET can Cause Bootloader Failure Which Results in Failure to Load the Application From Serial Flash

Revision(s)
Affected:

AWR6443 ES2.0

**Description:** 

WARM\_RESET issued by application software (via register write), internal watchdog trigger, or external pin invocation can cause bootloader failure. This results in failure to load the application from serial flash

- 1. Occurrence of WARM\_RESET resets all configuration registers to default pre boot ROM values.
- Change in register values can affect settings of APLL clock, resulting in the PLL clock leaking into digital subsystems of device. This can create an invalid state of a specific clock divider in the PLL clock domain which is subsequently not initialized by the WARM RESET functionality.
- Once this clock divider state is reached the subsequent bootloader execution hangs while trying to read the QSPI serial flash for program load (the QSPI is dependent upon the clock divider). This necessitates a power-cycle or nRESET for a successful recovery.

Workaround(s):

Avoid WARM\_RESET. Use an external nRESET to initiate device reset with either an external watchdog or PMIC initiated reset sequence.



MSS#43A Read-data from internal registers of PCR is not reliable. Shared PCS region

protection is also not supported

Revision(s)
Affected:

AWR6443 ES2.0

**Description:** The main subsystem has PCR interconnect that manages the accesses to the peripheral

registers and peripheral memories, and provides a global reset for all peripherals. The read-data from PCR is getting corrupted before handing it of to VBUSP interconnect. So any partial write to PCR-registers is not reliable. Peripheral access is blocked by writing to

internal registers which is not feasible.

Shared PCS region protection is also not supported

Workaround(s): No workaround



MSS#44 SYNC IN input pulse wider than 4usec can cause a FRC lockstep error

Revision(s) Affected: AWR6443 ES2.0

**Description:** In hardware based frame triggered mode of operation, external SYNC IN pulse is

provided to the radar device. If the width of the pulse if > 4usec, it could cause MSS

ESM group 1 fault with FRC lockstep error.

**Workaround(s):** The pulse width of the external SYNC IN signal should be >25nsec and < 5usec



MSS#45 Bootup failure during the serial flash busy state

Revision(s) Affected: AWR6443 ES2.0

**Description:** If the radar device is rebooted internally or externally while the serial flash is busy

completing a previous operation, like erase, format etc, the radar device might fail to bootup since the serial flash would not respond to the commands from the bootloader

during the bootup process.

**Workaround(s):** The user application should make sure if its triggering an internal reset due to watch dog

expiry or other reasons, it should reset the serial flash to bring it to a known state or wait for completion of any pending issued commands to serial flash before it resets the XWR

device.



ANA#11A

TX, RX Calibrations Sensitive to Large External Interference

Revision(s)
Affected:

AWR6443 ES2.0

**Description:** 

External interference present on the RX or TX pins, during the period of the device calibration at RfInit, can lead to degraded accuracy or errors in the calibration results. If the interference changes its level while these calibrations are actively running, the calibration algorithm may interpret this as a change in signal power, leading to incorrect convergence. This applies to boot-time PD, Rx IQ mismatch calibration, Rx gain calibration, Tx power calibration, and phase-shifter calibration. It also impacts run-time Tx output power calibration in CLPC mode.

#### Workaround(s): Workaround #1:

The incident power detector in the TX output power detector, along with the absolute level of the PA loopback used during the PA loopback monitors, are insensitive to this, and they can be used to check that the calibrations converged correctly. Calibration can be re-run if large interference was observed.

#### Workaround #2:

Another workaround is to save the boot time calibrations at production (done in a clean environment without interference) and during operation, the calibrations can be restored. For the runtime Tx output power calibrations, OLPC mode can be used instead of the CLPC mode.



ANA#12A

Second Harmonic (HD2) Present in the Receiver

Revision(s) Affected: AWR6443 ES2.0

**Description:** 

There is a finite isolation between the RF pins/package and the FMCW synthesizer. This can create spurious tones at the synthesizer output and lead to appearance of 2nd order harmonics and inter-modulations of expected IF frequencies at RX ADC output. The amplitude of the 2nd harmonic could be as high as -55 dBc , referenced to the power level of the intended tone at the LNA input.

Workaround(s):

No workaround available at this time. However, in many typical radar use-cases the HD2 does not affect the system performance due to two reasons:

- 1. Since the HD2 comes from a coupling to the LO signal, there is an inherent suppression of the HD2 level due to the self-mixing effect (that is, phase noise and phase spur suppression effect at the mixer).
- 2. In real-life scenarios there is often a double-bounce effect of the radar signal reflected from the target, which leads to a ghost object at twice the distance of the actual object. This effect is often indistinguishable from the effect of HD2 itself.



ANA#13B Phase Mismatch Variation Across Temperature in TX3/TX1 and TX3/TX2

Combinations are higher than that of TX2/TX1 Combination

Revision(s)
Affected:

AWR6443 ES2.0

**Description:** TX3/TX1 and TX3/TX2 combinations exhibit a higher phase mismatch variation across the

complete recommended operating temperature range per the data manual as compared

to TX2/TX1 combination over the same temperature range.

Workaround(s): In applications requiring high phase accuracy across TX channels, a background angle

calibration can be used to control phase variation over temperature



ANA#14 Doppler Spurs Observed for Narrow Chirps

Revision(s) Affected: AWR6443 ES2.0

**Description:** There is a non-linearity of the synthesizer when crossing certain frequencies: 60.3-,

60.75-, 61.2-, 61.56-, 62.1-, 62.64-, 63-, and 63.45-GHz.

Implication: There will be a spur in the non-zero Doppler bin when the synthesizer crosses any of these frequencies during a chirp. The exact Doppler bin depends on the slope and

ramp timings. The spur will be spread across multiple range bins.

**Workaround(s):** Avoid narrow bandwidth ramps around frequencies with high-spur levels.



ANA#15A Excessive TX-RX Coupling or Reflection can Lead to Saturated RX Output

Revision(s) Affected: AWR6443 ES2.0

**Description:** If there is excessive TX-RX coupling or chassis reflection, it can lead to a saturated RX

output.

Workaround(s): Improve TX-to-RX antenna isolation on PCB. Radome/chassis should give low reflection

amplitude and should be as close as possible to the sensor, to reduce the IF frequency.



ANA#16 LVDS Coupling to Clock System

Revision(s) Affected: AWR6443 ES2.0

**Description:** The digital activity in the High-Speed Serial Interfaces (HSI) state machine can couple to

the clock system/FMCW synthesizer and can cause spurs in its clock output. The spur frequency is HSI rate dependent (for example, for a 600-MHz HSI clock rate, 6.25-MHz and 12.5-MHz spurs can be observed on TX/RX output, and for a 900-MHz HSI clock rate, 7-MHz and 14-MHz spurs can be observed on the TX/RX output). The spur levels

are low (near or below -65 dBc).

**Workaround(s):** The spur will not be present, when the LVDS is not used.



ANA#17A On-Board Supply Ringing Induced Spur

Revision(s) Affected: AWR6443 ES2.0

**Description:** Turning OFF and ON front-end modules can cause on-board supply ringing and slow the

settling of the power supply. This supply ringing can manifest as a spur (~130KHz) in the

FMCW synthesizer output spectrum.

Workaround(s): Workaround #1:

Disable inter-chirp duty cycling of the RX.

or

Workaround #2:

Design the power supply to damp out the ringing on the rails to the device.



ANA#18B

Spurs Caused due to Digital Activity Coupling to XTAL

Revision(s) Affected: AWR6443 ES2.0

**Description:** 

Digital filtering activity can potentially couple to XTAL pins and lead to spurs in the LO, which would also be seen in the Rx data. The spur in the Rx data would be seen at the spur frequency offset around a strong object. For example if the spur frequency is 500Khz and there is a strong object at 2Mhz , the Rx ADC spectrum could have a spike at 1.5Mhz or 2.5Mhz. Note that the Tx – Rx antenna coupling would also form a strong object close to DC. The spur frequency depends on the sampling rate (Fs). The strongest of these spurs have been observed when Fs is close to 10, 12.5, 18, 18.75,20, 25, Msps. In these ranges, an IF spur can appear at Fs-10 Mhz, 2Fs-40MHz, 4Fs-40 MHz, 4Fs-100 MHz, 8Fs-100 MHz, 2Fs-37.5 MHz, 2Fs-36 MHz. The spur is observable when the spur frequency falls within 1.5 MHz, beyond that it gets heavily filtered out. Please refer the device datasheet for max usable sampling rate.

Workaround(s): Workaround #1:

Avoid sampling rates close to these numbers (10, 12.5, 18, 18.75, 20, 25 Msps) or use exactly these numbers (spur is at 0 Hz in the latter case).

Workaround #2:

Using external TCXO, instead of XTAL, with voltage swing between 1.4-1.8 Vpp can avoid these spurs.



ANA#19 Bandgap Decoupling Capacitor On-Board

Revision(s)
Affected:

AWR6443 ES2.0

**Description:** A 47-nF capacitor is needed on the bandgap pin. Not having correct capacitor on this

pin, can cause boot up issues, especially, at negative temperatures. This requirement is being Included in the errata, as it is a recent change which may not be updated in older

reference designs.

Workaround(s): Use the recommended 47-nF capacitor. For example: part - GRM155R71E473KA88 (see

the device-specific EVM and Reference Design files for updated part).



ANA#20 Occasional Failures Observed During Calibration of the Radar Subsystem

Revision(s) Affected: AWR6443 ES2.0

**Description:** Rare occurrences of failures have been observed in the Dual-Clock Comparator (DCC)

module, as a result the APLL or Synthesizer may report a failure.

Workaround(s): Workaround #1:

Any APLL calibration failure needs to be responded with a reset cycle.

or

Workaround #2:

Any SYNTH calibration failure reported by the BSS will require an RFinit.



ANA#21A Out of Band Radiated Spectral Emission

Revision(s) Affected: AWR6443 ES2.0

**Description:** Out-of-band radiated spectral emissions are observed at 14.4-GHz and 28.8-GHz.

Workaround(s): A grounded metallic shield around the device (excluding the antenna region) can be used

to reduce the emission levels. Microwave absorber materials could also be placed on the

device to reduce the emissions.



ANA#22A Overshoot and Undershoot During Inter-Chirp Idle Time

Revision(s) Affected: AWR6443 ES2.0

**Description:** At the end of the chirp , when the synthesizer starts to go back to the start frequency

of the next chirp, there is some overshoot and undershoot. The undershoot/overshoot is proportional to the chirp bandwidth. Negative slope chirps have a worse undershoot than

positive slope chirps.

**Workaround(s):** To ensure the TX power amplifier is OFF during chirp idle time and not causing "on-air"

emissions during the undershoot/overshoot period, keep the inter-chirp power savings

ON.



ANA#27A Digital Temperature Sensor Readings Differ From Analog Temperature Sensors

Revision(s)
Affected:

AWR6443 ES2.0

**Description:** The local heating in the digital circuitry can cause the readings from digital temperature

sensor to differ from that of the analog temperature sensors (Tx, Rx, and PM).

Implication: The temperature monitor API computes the maximum temperature difference across different sensors and compares against the programmed threshold (TEMP\_DIFF\_THRESH). Higher difference between analog and digital temperature

sensors can cause the monitor to fail.

**Workaround(s):** In temperature monitor configuration API

(AWR\_MONITOR\_TEMPERATURE\_CONF\_SB), if the thresholds for the digital temperature sensors (DIG\_TEMP\_THRESH\_MIN and DIG\_TEMP\_THRESH\_MAX) are both set to zero, the BSS will ignore the digital sensor while computing the temperature difference across sensors to compare against the programmed threshold value

(TEMP DIFF THRESH).

The digital temperature values (verbose output) from the API need to be validated

externally by the processor.

#### 7 Trademarks

All trademarks are the property of their respective owners.



www.ti.com Revision History

# **8 Revision History**

DATE	REVISION	NOTES
April 2021	*	Initial Release

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated