# TI Designs 5-V, 1-A, Low EMI, 94% Efficiency DC/DC Module in Dual Layer TO-220 Form Factor Reference Design

# Texas Instruments

# Description

The TI Design TIDA-00946 demonstrates a small, high efficiency, low EMI DC/DC module to replace LDOs in major home appliance applications. This drastically improves efficiency, saving in both size and cost, as heat sinks are no longer required. The TPS54202, as a power converter, enables supplying with the same input current, a higher output current, and having lower power consumption at full load, low load, and standby operation.

This module is size and pin compatible with a TO-220 LDO, enabling a quick evaluation and time to market.

# Resources


TIDA-00946 TPS54202

Design Folder Product Folder



roduct Folder

ASK Our E2E Experts



#### Copyright © 2016, Texas Instruments Incorporated

### Features

- 5 V Regulated, up to 1-A Output Load
- 94% Efficiency
- 1.6-μA Standby Current and 76-μA No Load Current
- Small Form Factor: Size and Pin-Compatible and Smaller Than TO-220 (10.5 mm × 14.5 mm)
- Less Than 35°C Increase at Full Load, Which Eliminates the Need of Heat Sink
- Reduces Onboard DC/DC Design Complexity, Saves R&D Time and Efforts for Switching Power Supply EMC Design (Quicker to Market)

# Applications

- Washing Machine and Dryer
- Refrigerator and Freezer
- Dishwasher
- Air Conditioner Indoor Units



An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

1




System Overview

#### 1 System Overview

#### 1.1 System Description

Traditionally, low dropout regulators (LDO) are used in home appliances to generate 5 V or 3.3 V from the 12-V rail. These LDOs are chosen mainly for their cost and size.



## Figure 1. System Diagram

With the tightening requirements on active and standby power consumption and the increasing current needs due to the addition of new features (for example, the Wi-Fi module), the LDOs become an obstacle to achieving stringent energy ratings.

The TIDA-00946 was developed to answer this need of higher efficiency and current capability with the additional benefit of saving space by eliminating the heat sink, which is normally used in order to allow the LDOs to dissipate the losses.

#### 1.2 Key System Specifications

2


The specifications of the TIDA-00946 are listed in Table 1:

PARAMETER	SPECIFICATIONS	DETAILS	
Input voltage range	6.5 to 20 V	_	
Output voltage and max current	5 V at 1 A	—	
Efficiency (full load, rated load, and light load)	92.5%: 12 V $\rightarrow$ 5 V at 1 A, 94%: 12 V $\rightarrow$ 5 V at 500 mA, 77.5%: 12 V $\rightarrow$ 5 V at 10 mA	Section 4.2.1	
EMI performance	EN55022 class B, >6-dB margin	Section 4.2.10	
Regulation (line and load)	±1% across the input range and load current range	Section 4.2.3	
Transient response	±5% from 0.1 to 1.0 A	Section 4.2.5	
Protections	Short-circuit, hiccup mode OCP for both FETs, OTP, OVP	Section 4.2.7	
Operating ambient temperature	-30°C to 65°C	Section 4.2.2	

Table 1	Key S	System 9	Specifications
	псуч	Jystem v	specifications



# 1.3 Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 2. Block Diagram

# 1.4 Highlighted Products

# 1.4.1 TPS54202

The TPS54202 is a 4.5- to 28-V input voltage range, 2-A synchronous buck converter. The device includes two integrated switching FETs, internal loop compensation, and a 5-ms internal soft start to reduce component count.

By integrating the MOSFETs and employing the SOT-23 package, the TPS54202 achieves high power density and offers a small footprint on the PCB.

Advanced Eco-mode<sup>™</sup> implementation maximizes light-load efficiency and reduces power loss.

In the TPS54202, the frequency spread spectrum operation is introduced for EMI reduction.

Cycle-by-cycle current limit in both high-side MOSFETs protect the converter in an overload condition and is enhanced by a low-side MOSFET freewheeling current limit, which prevents current runaway. Hiccup mode protection is triggered if the overcurrent condition has persisted for longer than the present time.

Features:

- 4.5- to 28-V wide input voltage range
- Integrated 148-m $\Omega$  and 78-m $\Omega$  MOSFETs for 2-A, continuous output current
- Low 2-μA shutdown, 45-μA quiescent current
- Internal 5-ms soft start
- Fixed 500-kHz switching frequency
- Frequency spread spectrum to reduce EMI
- Advanced Eco-mode pulse skip
- Peak current mode control
- Internal loop compensation
- Overcurrent protection for both MOSFETs with hiccup mode protection
- Overvoltage protection
- Thermal shutdown
- SOT-23 (6) package

3



4

### 1.5 System Design Theory

LDOs are devices that regulate the output voltage, while the output current is the same as the input current. This implies losses are proportional to the dropout between input and output voltage and the output current, as shown in Equation 1. These losses are the root cause of poor efficiency in LDOs. This translates to a limitation of the ratio between input and output voltage and maximum output current as well as the need of a heat sink. That heat sink will add cost and size to the overall solution.

A DC/DC switch mode power supply, including a Buck topology as in this project, present the advantage of having a higher efficiency, allowing them to be used in a wider variety of applications as well as being competitive with an LDO-based design with respect to cost and size (including all components and heat sink). More details on how a Buck topology works can be found in the application report *Understanding Buck Power Stages In Switchmode Power Supplies* (SLVA057).

Compare the efficiency of the TIDA-00946 and an LDO based design. The efficiency data for the TIDA-00946 can be found in Section 4.2.1. In an LDO, the power to be dissipated can be estimated by Equation 1.

$$P_{\text{DISSIPATED}} = (V_{\text{IN}} - V_{\text{OUT}}) \times I_{\text{OUT}}$$

(1)

Now calculate the power dissipated by a 12-V input, 5-V output design at 1 A, 500 mA, and 100 mA to see what the performances are for the TIDA-00946 and for the LDO-based design.

For 1 A, the efficiency of the TIDA-00946 is 92.5% (7.5% loss). With 5 W at the output, 0.375 W are dissipated. For the LDO-based design, Equation 1 gives 7 W to be dissipated by the LDO.

For 500 mA, the efficiency of the TIDA-00946 is 94% (6% loss). With 2.5 W at the output, 0.15 W are dissipated. This is to be compared with 3.5 W for the LDO.

Finally for 100 mA, 0.05 W needs to be dissipated for the TIDA-00946 (90% efficiency) versus 0.7 W for the LDO-based design.




Figure 3. Comparison of Power Dissipated

As shown in Figure 3, the LDO-based design needs to dissipate much more power than the TIDA-00946 design, which impacts both power consumption and cost and size due to the necessity of a heat sink.



# 2 Circuit Design and Component Selection

# 2.1 Part and Topology Selection

The first step of the design is to select the circuit topology. As cost and space are key in home appliance design and no isolation is needed for the 12-V to 5-V conversion, a Buck topology is chosen. Still, with the aim to reduce bill of material cost and size, a synchronous converter with integrated FET is preferred.

With this in mind, as well as the specification in Table 1, the TPS54202 was chosen. The converter includes two integrated switching FETs, internal loop compensation, and a 5-ms internal soft start to reduce component count. It integrates a 148-m $\Omega$  and a 78-m $\Omega$  MOSFET for up to 2-A continuous output current operation with 2-µA shutdown and 45-µA quiescent current.

# 2.2 Design Steps and Passive Components Selection

The first step is to set the output voltage, which is adjusted by the resistor divider (R3 and R6). First set the range of the resistors; higher values will decrease the losses in the resistor divider but make the feedback signal more sensitive to noise, while lower values will make the feedback signal more robust against noise but increase losses. On this project, a good trade-off is setting R3 at 200 k $\Omega$  and use Equation 2 to calculate R6. A 51- $\Omega$  resistor (R4) was added to be able to measure the loop stability. R4 is not needed in the final design.

$$R6 = \frac{R3 \times V_{REF}}{V_{OUT} - V_{REF}}$$

where

- R3 = 200 kΩ
- V<sub>OUT</sub> = 5 V
- V<sub>REF</sub> = 0.596 V

Equation 2 gives R3 = 27.07 k $\Omega$ . A resistor value of 26.7 k $\Omega$  is then used for R3. By reversing Equation 2, an effective output voltage of V<sub>OUT</sub> = 5.062 V is given.

Then comes the choice of the inductor (L1). For this, the inductance value, the RMS, and peak current are considered.

The minimum inductor value of the inductor is calculated in Equation 3. To calculate the minimum inductor value, use the maximum input voltage (20 V), the maximum output voltage (5 V), the maximum output current (1 A), the switching frequency (500 kHz), and the coefficient that represents the amount of inductor ripple relative to the maximum output current ( $K_{IND}$ ). For low ESR output capacitors,  $K_{IND}$  must be 0.3 (0.2 for higher ESR output capacitors). Equation 3 indicates that L1 must ideally be higher than 25  $\mu$ H. 22  $\mu$ H is used as the value for L1 in this design.

$$L_{MIN} = \frac{V_{OUT} \times (V_{IN} MAX} - V_{OUT})}{V_{IN} MAX} \times K_{IND} \times I_{OUT} \times F_{SW}}$$

With the output inductor value, the RMS and peak current can be calculated with Equation 4 and Equation 5, which respectively gives 1.008 A and 1.213 A. With these parameters in mind, the inductor can be selected. After reviewing the cost and performance of several inductor from various manufacturers, the THPC6045MF-220M from Taitech was selected.

$$I_{LRMS} = \sqrt{\left(I_{OUT}\right)^{2} + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN\_MAX} - V_{OUT}\right)}{V_{IN\_MAX} \times L \times F_{SW}}\right)^{2}}$$

$$I_{L\_PEAK} = I_{OUT} \times \frac{V_{OUT} \times \left(V_{IN\_MAX} - V_{OUT}\right)}{1.6 \times V_{IN\_MAX} \times L \times F_{SW}}$$
(5)

TIDUBX3A–June 2016–Revised September 2016 Submit Documentation Feedback (2)

(3)

5

#### Circuit Design and Component Selection

**EXAS** 

www.ti.com

(7)

The maximum allowable output voltage ripple and the transient response to load changes determine the value of the output capacitors. C<sub>OUT</sub> is selected based on the most stringent of the following equations.

$$C_{OUT} > \frac{2 \times \Delta I_{OUT}}{F_{SW} \times \Delta V_{OUT}}$$
(6)

where

- $\Delta I_{OUT}$  is the load step of the output current from the output current under light load (0.1 A) and full load (1 A)
- $\Delta V_{OUT}$  is the allowable change of output voltage during the load step

$$C_{OUT} > \frac{1}{8 \times F_{SW}} \times \frac{1}{\frac{V_{OUT\_RIPPLE}}{K_{IND} \times I_{OUT}}}$$

where

6

V<sub>OUT RIPPLE</sub> is the maximum output ripple required

The output capacitors also influence the crossover frequency. In the case of the TPS54202, the crossover frequency must be lower than 40 kHz without considering the feed forward capacitor.

$$C_{OUT} > \frac{3.95}{V_{OUT} \times F_{CO}}$$
(8)

C<sub>OUT</sub> must be selected based on the most stringent of the previous equations. Equation 6, Equation 7, and Equation 8 indicate that C<sub>OUT</sub> must be higher than 19 µF. Including some margin for aging, temperature and DC bias, two 22  $\mu$ F in parallel where chosen to fit the C<sub>OUT</sub> requirements.

Equation 9 calculates the maximum ESR of the output capacitor needed to meet the maximum output ripple required. The equivalent ESR of the output capacitors C4 and C5 must be lower than 0.5  $\Omega$ .

$$R_{ESR} < \frac{V_{OUT\_RIPPLE}}{I_{L\_RIPPLE}}$$
(9)

A feed forward capacitor (C6) is used in parallel with R6 to improve the phase boost at the crossover frequency. Equation 10 shows the feed forward capacitor must be higher than 44.8 pF, so 50 pF was used as an initial value after testing 22 pF. ۰*،* 

$$C6 > \frac{V_{OUT} \times C_{OUT}}{2 \times \pi \times 3.95} \times \frac{1}{R3}$$
(10)

5-V, 1-A, Low EMI, 94% Efficiency DC/DC Module in Dual Layer TO-220 TIDUBX3A-June 2016-Revised September 2016 Form Factor Reference Design Submit Documentation Feedback



The last step is to set the enable threshold. If an external signal is used, then no additional components are required. But if no external enable signal is used, then the resistor divider, composed of R2 and R5, is used. Equation 11 and Equation 12 are used to select R2 and R5 values.

$$R2 = \frac{V_{START} \times \frac{V_{EN}FALLING}{V_{EN}RISING} - V_{STOP}}{I_P \times \left(1 - \frac{V_{EN}FALLING}{V_{EN}RISING}\right) + I_H}$$

$$R5 = \frac{R2 \times V_{EN}FALLING}{(11)}$$

$$5 = \frac{-}{V_{\text{STOP}} - V_{\text{EN}_{\text{FALLING}}} + R2 \times (I_{\text{P}} + I_{\text{H}})}$$
(12)

where

- V<sub>START</sub> is the voltage at which the converter begin operation (7.5 V here)
- V<sub>STOP</sub> is the voltage below which the converter should be turned off (6.5 V here)
- V<sub>EN\_FALLING</sub> and V<sub>EN\_RISING</sub> are the falling and rising values of the internal UVLO (1.19 V and 1.21 V, respectively)
- $I_P$  is the enable input current (0.7  $\mu$ A)
- $I_{H}$  is the hysteresis current (1.55  $\mu$ A)

Equation 11 gives 561 k $\Omega$  for R2, so 562 k $\Omega$  was used. This makes Equation 12 result in 101.7 k $\Omega$  for R5, so 102 k $\Omega$  was used.

As required, a bootstrap capacitor (C1) of 0.1  $\mu F$  (X7R or X5R) has to be added between the BOOT pin and the SW pin.

Finally a 0- $\Omega$  resistor (R1) was added next to the bootstrap for test purposes (EMC tests). Results of the tests show that this resistor is not needed.

# **3 Getting Started Hardware**

# 3.1 PCB Overview

Enable setting resistors Input capacitors Enable Input voltage

A picture of the PCB with the functional blocks is shown in Figure 4.

Figure 4. TIDA-00946 PCB With Functional Blocks

The inductor and bootstrap capacitor are placed on the bottom side of the board.

# 3.2 Connectors Settings

8

CONNECTOR	FUNCTION
J1-1	V <sub>OUT</sub>
J1-2	GND
J1-3	V <sub>IN</sub>
J1-4	EN

**Table 2. Connector Settings** 



# 4 Testing and Results

# 4.1 Setup

Figure 5 shows the setup and the test equipment used.




Figure 5. Picture of Test Setup for TIDA-00946

Table 3 lists the test equipment used to test the TIDA-00948.

TEST EQUIPMENT	PART NUMBER
Oscilloscope	Tektronix TDS 640A
Voltage probe	Tektronix P6139A
Current probe	LEM PR 30
Multimeter	Fluke 179 and 87 III
Power supply	Agilent E3648A
Electronic load	Chroma 63103 and 63104
Passive load	SNE350x40S2 D040
Temperature chamber	Voetsch VT4002
Thermal camera	Fluke TI40

# Table 3. Test Equipment

9



#### Testing and Results

# 4.2 Test Results

# 4.2.1 Efficiency

To test the efficiency, four multimeters are used; two are set up as voltmeters to measure the input and output voltages, and two are set up as ampmeters to measure the input and output currents.

The measurements are done at a room temperature of 22.5°C.




Figure 6. TIDA-00946 Efficiency

Table 4, Table 5, and Table 6 list the details of the efficiency curves shown in Figure 6.

Table 4	. Efficiency	With 8-V	Input

V <sub>IN</sub> (V)	I <sub>IN</sub> (A)	V <sub>оит</sub> (V)	I <sub>оит</sub> (А)	η
7.770	0.6970	5.0720	0.9970	0.933728
7.800	0.6230	5.0730	0.8990	0.938516
7.820	0.5500	5.0740	0.7995	0.943191
7.850	0.4770	5.0750	0.6990	0.947382
7.870	0.4070	5.0760	0.6000	0.950832
7.890	0.3370	5.0770	0.5000	0.954707
7.910	0.2680	5.0775	0.4000	0.958073
7.930	0.2010	5.0780	0.3010	0.958937
7.950	0.1345	5.0790	0.2010	0.954739
7.980	0.0680	5.0810	0.1010	0.945712
7.980	0.0520	5.0810	0.0770	0.942831
7.990	0.0360	5.0820	0.0520	0.918732
7.990	0.0230	5.0830	0.0320	0.885106
7.990	0.0158	5.0840	0.0218	0.877927
7.995	0.0080	5.0850	0.0110	0.874531



### Testing and Results

# Table 5. Efficiency With 12-V Input

V <sub>IN</sub> (V)	I <sub>IN</sub> (A)	V <sub>оυт</sub> (V)	I <sub>оит</sub> (А)	η
11.81	0.4620	5.0680	0.9980	0.926990
11.83	0.4140	5.0690	0.8990	0.930458
11.85	0.3670	5.0700	0.7990	0.931473
11.87	0.3190	5.0710	0.6985	0.935446
11.89	0.2730	5.0730	0.6000	0.937717
11.90	0.2270	5.0740	0.5000	0.939177
11.92	0.1815	5.0750	0.4000	0.938303
11.94	0.1370	5.0770	0.3010	0.934219
11.96	0.0925	5.0780	0.2010	0.922605
11.98	0.0480	5.0810	0.1010	0.892427
11.98	0.0370	5.0820	0.0768	0.880516
11.99	0.0250	5.0820	0.0512	0.868051
11.99	0.0160	5.0830	0.0320	0.847873
11.99	0.0110	5.0830	0.0210	0.809334
11.99	0.0060	5.0875	0.0110	0.777905

# Table 6. Efficiency With 20-V Input

V <sub>IN</sub> (V)	I <sub>IN</sub> (A)	V <sub>out</sub> (V)	I <sub>out</sub> (A)	η
19.88	0.2810	5.059	0.9970	0.902895
19.90	0.2530	5.060	0.8990	0.903518
19.91	0.2245	5.062	0.7990	0.904860
19.92	0.1960	5.064	0.6990	0.906620
19.93	0.1680	5.066	0.6000	0.907820
19.94	0.1400	5.068	0.5000	0.907723
19.95	0.1130	5.070	0.4000	0.899594
19.96	0.0860	5.072	0.3010	0.889379
19.97	0.0585	5.074	0.2010	0.872997
19.98	0.0300	5.079	0.1010	0.855821
19.98	0.0230	5.080	0.0768	0.848988
19.99	0.0160	5.083	0.0513	0.815276
19.99	0.0100	5.082	0.0320	0.813527
19.99	0.0070	5.084	0.0210	0.762981
19.99	0.0040	5.090	0.0110	0.700225



### 4.2.2 Thermal

The thermal pictures in Figure 7 and Figure 8 was taken at a room temperature of 26°C, with a 12-V input, 5 V at 1-A output without airflow.

The hottest point of the design is the TPS54202 at 57.3 °C. This is an increase of 34.8 °C. Because the acceptable ambient temperature range is -30 °C to 65 °C, no heat sink is required for the TIDA-00946 to function properly.




Figure 7. Top-Side Thermal Picture With 12-V<sub>IN</sub>, 5 V at 1-A Output




Figure 8. Bottom-Side Thermal Picture With 12-V $_{\rm IN},$  5 V at 1-A Output



#### 4.2.3 Line and Load Regulation Over Temperature

Figure 9, Figure 10, and Figure 11 show the output voltage variation, depending load current and input voltage across –30°C to 65°C.

Across all input voltages, output currents, and temperature conditions, the output voltage varies between 5.057 and 5.09 V. This is 0.66% of the output voltage, which is well below the initial target of  $\pm 1\%$ .





Figure 9. Line and Load Regulation at 65°C

Figure 10. Line and Load Regulation at 22.5°C





Testing and Results

www.ti.com

Table 7, Table 8, and Table 9 list the details of the line and load regulation over temperature curves shown in Figure 9, Figure 10, and Figure 11.

V <sub>IN</sub>	V <sub>out</sub>	I <sub>OUT</sub>
20	5.0570	1.00
20	5.0605	0.75
20	5.0660	0.50
20	5.0710	0.25
20	5.0770	0.10
20	5.0890	0.01
12	5.0640	1.00
12	5.0670	0.75
12	5.0710	0.50
12	5.0750	0.25
12	5.0780	0.10
12	5.0840	0.01
8	5.0690	1.00
8	5.0710	0.75
8	5.0735	0.50
8	5.0760	0.25
8	5.0780	0.10
8	5.0830	0.01

# Table 7. Line and Load Regulation at 65°C

V <sub>IN</sub>	V <sub>out</sub>	I <sub>OUT</sub>
20	5.060	1.00
20	5.064	0.75
20	5.068	0.50
20	5.073	0.25
20	5.079	0.10
20	5.090	0.01
12	5.068	1.00
12	5.071	0.75
12	5.074	0.50
12	5.078	0.25
12	5.081	0.10
12	5.088	0.01
8	5.073	1.00
8	5.075	0.75
8	5.077	0.50
8	5.079	0.25
8	5.081	0.10
8	5.085	0.01

# Table 8. Line and Load Regulation at 22.5°C

# Table 9. Line and Load Regulation at −30°C

V <sub>IN</sub>	V <sub>out</sub>	I <sub>OUT</sub>
20	5.0600	1.00
20	5.0635	0.75
20	5.0670	0.50
20	5.0700	0.25
20	5.0750	0.10
20	5.0900	0.01
12	5.0700	1.00
12	5.0720	0.75
12	5.0750	0.50
12	5.0780	0.25
12	5.0800	0.10
12	5.0870	0.01
8	5.0750	1.00
8	5.0750	0.75
8	5.0780	0.50
8	5.0800	0.25
8	5.0810	0.10
8	5.0850	0.01



1 Jun 2016

13:47:26

### 4.2.4 Output Voltage Ripple

The output voltage ripple remains below 20 mVpp under full load (1 A), low load (10 mA), or no load. This is well below the initial requirements of  $\pm 1\%$ .

Measurements were done at 22.5°C room temperature with 12-V input voltage. The upper curve (1) is the output voltage with oscilloscope in AC-coupling mode with 50 mV/div. The lower curve (2) is the switch node (pin 2 of the TPS54202) with 5 V/div.

Voùt

Chil 50.0mV\% Ch2






Figure 13. Output Voltage Ripple at 10-mA Output Load

M 10.0µs Ch2 J

5.00 V




Figure 14. Output Voltage Ripple at No Load Output



## 4.2.5 Transient Response

The transient response is below  $\pm 200 \text{ mV}$  for load steps between 10 mA and 1 A, which were the design requirements ( $\pm 5\%$ ).

Measurements were done at 22.5°C room temperature with 12-V input voltage. The upper curve (1) is the output voltage with oscilloscope in AC-coupling mode with 100 mV/div. The lower curve (2) is the output current with the current probe 100 mV/A with 200 mV/div. The load step is applied with a 250-mA/ $\mu$ s slew rate.




Figure 15. Transient Response From 10-mA to 1-A Output Load

# 4.2.6 Start-up and Shutdown

For the start-up and the shutdown behavior, 12 V is applied at the input with a 1-A load at the output.

The EN setting resistors (R2 and R5) are not populated, and the Enable pin is controlled with a 5-V signal.

Measurements were done at 22.5°C room temperature. The upper curve (1) is the output voltage with oscilloscope in DC-coupling mode with 2 V/div. The lower curve (2) is the Enable signal with 5 V/div.

The TIDA-00946 takes 7 ms to provide 5 V at the output after the EN pin is enable. The output voltage is reached without overshoot.




Figure 16. Start-up at 12-V Input and 1-A Output Load




Figure 17. Shutdown at 12-V Input and 1-A Output Load




#### 4.2.7 Overcurrent and Short-Circuit Test


The overcurrent protection was tested by having a transient load from 1- to 3-A output current while the board is supplied with 12 V. The short-circuit protection was tested by shorting the output pin to ground.

The upper curve (1) is the output voltage with oscilloscope in DC-coupling mode with 2 V/div (Figure 18) and 100 mV/div (Figure 19). The lower curve (2) is the output current with the current probe 100 mV/A with 200 mV/div.

As shown in Figure 18 and Figure 19, when the current is rising to the current limit level, the device enters overcurrent protection as described in the TPS54202 datasheet (SLVSD26). After waiting the preprogrammed time, the device tries to restart. Once the fault condition is removed, the device starts normally.



**Figure 18. Overcurrent Protection** 



**Figure 19. Short-Circuit Protection** 





### 4.2.8 Overvoltage Test

The overvoltage protection was tested by applying 5.5 V at the output of the TIDA-00946 board while the board is supplied with 12 V and with a 1-A output load.

The upper curve (4) is the output voltage with oscilloscope in DC-coupling mode with 2 V/div. The middle curve (3) is the current coming out of the TIDA-00946 with the current probe at 100 mV/A with 50 mV/div. The lower curve (2) is voltage at the switch node with 5 V/div.

As described in page 11 of the TPS54202 datasheet (SLVSD26), if the voltage on the FB pin is higher than 108% of the  $V_{REF}$ , the high-side MOSFET is turned off. Once the fault condition is removed, the device starts switching normally again.





Testing and Results

Figure 21. Overvoltage Protection From 5.5 to 5 V

# 4.2.9 Standby and No-Load Currents

The standby current was measured with an ampmeter at 22.5°C room temperature with a 12-V input voltage. The enable pin was set low through the connector, and the enable setting resistors (R2 and R5) not populated. The standby current was measured at 1.5  $\mu$ A.

The no-load current was measured with an ampmeter at 22.5°C room temperature with a 12-V input voltage, with the enable setting resistors (R2 and R5) populated and no load attached at the output. The no-load current was measured at 76  $\mu$ A.



Testing and Results

#### 4.2.10 **EMC Tests**

The TIDA-00946 TI Design has been tested for EMI according to EN55022 Class B conducted and radiated emissions. The EMC tests were performed by CSA Group Bayern GmbH (Germany).

#### 4.2.10.1 Conduction Emission




Figure 22. Conducted Emission Test Setup

The first test was performed without an input filter, and the conducted test did not pass.




Figure 23. Conducted Emission Test Result Without Filter



Testing and Results

FREQ (MHz)	SR	QP (dBµV)	MARGIN (dB)	LIMIT (dB)	AV (dBµV)	MARGIN (dB)	LIMIT (dB)	LINE	CORR (dB)
0.1500	1	42.66	23.34	66.00	37.08	18.92	56.00	Wire +	10.06
0.1725	1	40.45	24.39	64.84	34.93	19.91	54.84	Wire +	10.06
0.2175	1	36.99	25.92	62.91	31.48	21.44	52.91	Wire +	10.06
0.2760	1	34.84	26.10	60.94	29.27	21.67	50.94	Wire +	10.06
0.4170	2	38.35	19.16	57.51	32.12	15.38	47.51	Wire +	10.06
0.4260	2	37.81	19.52	57.33	32.08	15.25	47.33	Wire +	10.06
0.6000	3	42.23	13.77	56.00	36.48	9.52	46.00	Wire +	10.07
0.6180	3	44.35	11.65	56.00	36.09	9.91	46.00	Wire +	10.07
1.0050	3	60.69	-4.69	56.00	46.46	-0.46	46.00	Wire +	10.07
1.0545	3	56.87	-0.87	56.00	46.94	-0.94	46.00	Wire +	10.07
1.5060	4	66.95	-10.95	56.00	51.94	-5.94	46.00	Wire +	10.07
1.5825	4	64.28	-8.28	56.00	54.32	-8.32	46.00	Wire +	10.07
2.0055	4	56.72	-0.72	56.00	41.81	4.19	46.00	Wire +	10.08
2.1090	4	53.09	2.91	56.00	42.80	3.20	46.00	Wire +	10.08
2.5080	5	52.73	3.27	56.00	37.82	8.18	46.00	Wire +	10.09
2.6295	5	49.70	6.30	56.00	39.63	6.37	46.00	Wire +	10.09
4.0020	5	42.23	13.77	56.00	26.68	19.32	46.00	Wire +	10.11
4.2180	5	42.03	13.97	56.00	31.93	14.07	46.00	Wire +	10.11
5.2725	6	39.70	20.30	60.00	29.00	21.00	50.00	Wire +	10.13
6.6765	6	40.17	19.83	60.00	27.49	22.51	50.00	Wire +	10.15
8.9580	6	41.66	18.34	60.00	31.37	18.63	50.00	Wire +	10.18
9.5025	6	42.60	17.40	60.00	29.46	20.54	50.00	Wire +	10.19
10.5810	7	42.43	17.57	60.00	32.60	17.40	50.00	Wire +	10.21
13.6950	7	38.97	21.03	60.00	34.08	15.92	50.00	Wire +	10.29
15.0045	7	43.50	16.50	60.00	34.16	15.84	50.00	Wire +	10.32
19.4925	8	28.28	31.72	60.00	20.59	29.41	50.00	Wire +	10.43
19.5015	8	28.54	31.46	60.00	21.24	28.76	50.00	Wire +	10.43
29.8290	8	23.46	36.54	60.00	15.38	34.62	50.00	Wire +	10.59
29.8605	8	23.42	36.58	60.00	15.37	34.63	50.00	Wire +	10.59

Table 10. Conducted Emission Test Result Without Filter



Testing and Results

A small filter (10- $\mu$ F capacitor and 5- $\mu$ H inductor) was then added at the input, which allowed the board to pass the conducted emission test with more than 7 dB of margin.




Figure 24. Conducted Emission Test Result with Filter (Wire +)




Figure 25. Conducted Emission Test Result with Filter (Wire -)

FREQ (MHz)	SR	QP (dBµV)	MARGIN (dB)	LIMIT (dB)	AV (dBµV)	MARGIN (dB)	LIMIT (dB)	LINE	CORR (dB)
0.1500	1	42.43	23.57	66.00	28.39	27.61	56.00	Wire +	10.06
0.2175	1	30.66	32.25	62.91	14.40	38.52	52.91	Wire +	10.06
0.3000	2	19.72	40.52	60.24	7.06	43.18	50.24	Wire +	10.06
0.4170	2	25.90	31.61	57.51	18.05	29.45	47.51	Wire +	10.06
0.5025	2	48.68	7.32	56.00	34.80	11.20	46.00	Wire +	10.06
0.5070	2	47.28	8.72	56.00	35.87	10.13	46.00	Wire +	10.06
0.6090	3	24.39	31.61	56.00	15.94	30.06	46.00	Wire +	10.07
0.6135	3	23.36	32.64	56.00	14.84	31.16	46.00	Wire +	10.07
1.0590	3	23.40	32.60	56.00	9.52	36.48	46.00	Wire +	10.07
1.5060	4	20.80	35.20	56.00	6.07	39.93	46.00	Wire +	10.07

Table 11. Conducted Emission Test Result With Filter

22 5-V, 1-A, Low EMI, 94% Efficiency DC/DC Module in Dual Layer TO-220 Form Factor Reference Design TIDUBX3A–June 2016–Revised September 2016 Submit Documentation Feedback



FREQ	SR	QP (dBµV)	MARGIN	LIMIT (dB)	AV (dBµV)	MARGIN	LIMIT (dB)	LINE	CORR
(MHz)			(dB)			(dB)			(dB)
1.5870	4	18.23	37.77	56.00	7.60	38.40	46.00	Wire +	10.07
2.0145	4	17.11	38.89	56.00	1.94	44.06	46.00	Wire +	10.08
2.1135	4	17.41	38.59	56.00	5.37	40.63	46.00	Wire +	10.08
2.5215	5	14.38	41.62	56.00	1.03	44.97	46.00	Wire +	10.09
3.1605	5	15.37	40.63	56.00	4.36	41.64	46.00	Wire +	10.10
4.2180	5	15.98	40.02	56.00	4.51	41.49	46.00	Wire +	10.11
4.4745	5	11.86	44.14	56.00	-1.76	47.76	46.00	Wire +	10.12
5.2770	6	15.44	44.56	60.00	3.90	46.10	50.00	Wire +	10.13
6.3480	6	11.60	48.40	60.00	-0.39	50.39	50.00	Wire +	10.14
7.6890	6	9.52	50.48	60.00	2.44	47.56	50.00	Wire +	10.16
7.8330	6	9.13	50.87	60.00	-0.07	50.07	50.00	Wire +	10.16
10.2795	7	20.58	39.42	60.00	11.18	38.82	50.00	Wire +	10.20
10.2885	7	19.84	40.16	60.00	11.26	38.74	50.00	Wire +	10.20
13.7265	7	11.79	48.21	60.00	3.38	46.62	50.00	Wire +	10.29
14.5635	7	8.30	51.70	60.00	-0.32	50.32	50.00	Wire +	10.31
19.5105	8	10.24	49.76	60.00	3.05	46.95	50.00	Wire +	10.43
22.3050	8	9.82	50.18	60.00	2.73	47.27	50.00	Wire +	10.48
29.5680	8	17.61	42.39	60.00	10.13	39.87	50.00	Wire +	10.58
29.8470	8	18.34	41.66	60.00	10.86	39.14	50.00	Wire +	10.59
0.1500	9	42.78	23.22	66.00	28.45	27.55	56.00	Wire +	10.06
0.1725	9	42.30	22.54	64.84	23.29	31.55	54.84	Wire -	10.06
0.2175	9	31.31	31.60	62.91	14.53	38.39	52.91	Wire -	10.06
0.2310	9	29.50	32.91	62.41	12.77	39.64	52.41	Wire –	10.06
0.3090	10	18.99	41.00	60.00	6.72	43.28	50.00	Wire –	10.06
0.5025	10	48.24	7.76	56.00	32.75	13.25	46.00	Wire –	10.06
0.5250	10	45.30	10.70	56.00	34.15	11.85	46.00	Wire -	10.06
0.6000	11	12.74	43.26	56.00	5.31	40.69	46.00	Wire -	10.07
0.8340	11	11.87	44.13	56.00	-0.96	49.96	46.00	Wire -	10.06
1.0230	11	19.42	36.58	56.00	6.52	39.48	46.00	Wire -	10.07
1.0545	11	20.72	35.28	56.00	7.55	38.45	46.00	Wire -	10.07
1.5060	12	19.97	36.03	56.00	5.27	40.73	46.00	Wire –	10.07
1.5780	12	17.57	38.43	56.00	6.73	39.27	46.00	Wire –	10.07
2.0100	12	16.72	39.28	56.00		43.90	46.00	Wire –	10.08
2.1090	12	15.41	40.59	56.00	3.94	42.06	46.00	Wire –	10.08
2.5125	13	11.86	44.14	56.00	-0.31	46.31	46.00	Wire –	10.09
3.1695	13	11.92	44.08	56.00	2.01	43.99	46.00	Wire –	10.10
3.7095	13	7.91	48.09	56.00	-2.53	48.53	46.00	Wire –	10.10
4.2225	13	10.89	45.11	56.00	0.95	45.05	46.00	Wire –	10.11
5.2770	14	9.52	50.48	60.00	-0.15	50.15	50.00	Wire –	10.13
5.8305	14		54.71	60.00	-3.41	53.41	50.00	Wire –	10.13
6.8610	14		51.87	60.00	-1.00	51.00	50.00	Wire –	10.15
7.5315	14	5.48	54.52	60.00	-2.67	52.67	50.00	Wire –	10.16
10.2705	15		40.50	60.00	9.90	40.10	50.00	Wire –	10.10
10.2703	15	19.50	42.25	60.00	8.31	41.69	50.00	Wire –	10.20
18.9510	15	8.67	51.33	60.00	1.98	41.09	50.00	Wire –	10.21
18.9600	15	9.20	50.80	60.00	2.13	48.02	50.00	Wire –	10.42
22.6605	15	9.20	50.80	60.00	3.43	47.87	50.00	Wire –	10.42

Table 11. Conducted Emission Test Result With Filter (continued)

TIDUBX3A–June 2016–Revised September 2016 Submit Documentation Feedback 5-V, 1-A, Low EMI, 94% Efficiency DC/DC Module in Dual Layer TO-220 Form 23 Factor Reference Design

							•		
FREQ (MHz)	SR	QP (dBµV)	MARGIN (dB)	LIMIT (dB)	AV (dBµV)	MARGIN (dB)	LIMIT (dB)	LINE	CORR (dB)
23.9655	16	10.42	49.58	60.00	2.73	47.27	50.00	Wire –	10.50
29.5545	16	18.02	41.98	60.00	10.46	39.54	50.00	Wire –	10.58
29.8650	16	18.73	41.27	60.00	11.15	38.85	50.00	Wire –	10.59

Table 11. Conducted Emission Test Result With Filter (continued)

# 4.2.10.2 Radiated Emission

The radiated emission was tested first with a prescan test with an antenna at 3 m and a threshold higher from 10 dB. This pretest identifies the critical points (less than 20 dB of margin) for the 10-m test.



Figure 26. Radiated Emission 3-m Prescan Test Setup

# CAUTION

For the prescan, due to the shorter distance (3 m instead of 10 m), the threshold for radiated EMI of EN55022 is higher by 10 dB.

During the prescan, the board passed the radiated emission test with more than 6 dB of margin.






Figure 27. Radiated Emission 3-m Prescan Test Horizontal Polarization




Figure 28. Radiated Emission 3-m Prescan Test Vertical Polarization

FREQ (MHz)	SR	PK (dBμV/m)	LIMIT QP (dBµV/m)	MARGIN (dB)	ANGLE (°)	POLARIZATION	CORR
80.54205421	1	23.96	40.00	-16.04	229.40	Horizontal	-9.43
163.48534850	1	29.84	40.00	-10.16	239.50	Horizontal	-5.86
309.38793880	1	37.67	47.00	-9.33	239.50	Horizontal	-4.69
313.46234620	1	38.74	47.00	-8.26	249.50	Horizontal	-4.66
978.17281730	1	27.86	47.00	-19.14	149.50	Horizontal	7.37
90.04900490	2	30.00	40.00	-10.00	209.40	Vertical	-10.45
99.94399440	2	33.30	40.00	-6.70	169.40	Vertical	-9.01
310.35803580	2	29.20	47.00	-17.80	309.40	Vertical	-5.05
314.14141410	2	30.17	47.00	-16.83	299.30	Vertical	-4.88

Table 12. Radiated Emission 3-m Prescan List of Critical Points

Those critical points are then tested in the typical 10-m setup.



Figure 29. Radiated Emission 10-m Test Setup

During the prescan, the board to pass the radiated emission test with more than 8 dB of margin.






Figure 30. Radiated Emission 10-m Test Result

FREQ (MHZ)	READING VERT (dBµV)	READING HOR (dBµV)	CORRECT VERT (dB/m)	CORRECT HOR (dB/m)	LEVEL VERT (dBµV/m)	LEVEL HOR (dBµV/m)	LIMIT (dBµV/m)	D <sub>LIMIT</sub> (dB)
80.50	_	-1.7	_	10.2	—	8.5	30.0	-21.5
90.00	2.6	—	11.3	_	13.9	_	30.0	-16.1
99.80	2.7	—	13.3	_	16.0	_	30.0	-14.0
162.00	1.9	3.8	10.7	10.7	12.6	14.5	30.0	-15.5
176.20	-0.3	6.5	11.6	11.6	11.3	18.1	30.0	-11.9
220.00	_	5.5	_	14.0	—	19.5	30.0	-10.5
265.00	-2.5	6.4	15.6	15.6	13.1	22.0	37.0	-15.0
270.00	-1.8	6.0	15.8	15.8	14.0	21.8	37.0	-15.2
298.00	-0.2	2.6	16.7	16.7	16.5	19.3	37.0	-17.7
310.00	-1.7	5.2	17.0	17.0	15.3	22.2	37.0	-14.8
317.00	0.9	11.3	17.2	17.2	18.1	28.5	37.0	-8.5
322.00	0.2	10.1	17.3	17.3	17.5	27.4	37.0	-9.6
325.00	-1.0	7.6	17.4	17.4	16.4	25.0	37.0	-12.0

Table 13. Radiated Emission 10-m Test Result



Design Files

# 5 Design Files

# 5.1 Schematics

To download the schematics, see the design files at TIDA-00946.

# 5.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-00946.

# 5.3 PCB Layout Recommendations

In switch mode DC/DC, special care must be taken to avoid coupling between the different loops. In a Buck topology, the input loop is particularly critical; for this reason, the input capacitors must be placed as close as possible to the TPS54202.

This is done by separating the noise sensitive loop (Feedback and Enable) from the high di/dt loops (input, switch node, bootstrap). This is done by placing the components and traces of the feedback and enable loop as far as possible from components and traces with high di/dt.

Special attention was also given to the ground plane; trying to make it as large and as solid as possible, to both reduce noise sensitivity, and help thermal dissipation.

With regards to thermal dissipation, the input and output voltage planes must also made as large and solid as possible to help keep the board as cool as possible.

Lastly, the soldering pad for the inductor was slightly enlarged to allow the tests of several inductors.




Figure 31. Top Layer






Figure 32. Bottom Layer (Flipped)

# 5.3.1 Layout Prints

To download the layer plots, see the design files at TIDA-00946.

# 5.4 Altium Project

To download the Altium project files, see the design files at TIDA-00946.

# 5.5 Gerber Files

To download the Gerber files, see the design files at TIDA-00946.

# 5.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-00946.

### 6 References

- 1. Texas Instruments, Understanding Buck Power Stages In Switchmode Power Supplies, Application Report (SLVA057)
- Texas Instruments, Layout Tips for EMI Reduction in DC / DC Converters, AN-2155 Application Report (SNVA638)
- 3. Texas Instruments, Simple Success With Conducted EMI From DCDC Converters, AN-2162 Application Report (SNVA489)



About the Author

#### 6.1 Trademarks

All trademarks are the property of their respective owners.

#### 7 About the Author

KEVIN STAUDER is a system engineer in the Industrial Systems team at Texas Instruments, responsible for developing TI Designs for industrial applications.



# **Revision A History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ch	anges from Original (June 2016) to A Revision	Page
•	Changed from preview page	1

#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated