Abstract—Texas Instruments’ ADC12D1600CCMLS is a dual channel, 12b Analog-to-Digital Converter that can support conversion rates up to 1.6 gigasamples per second (GSPS). The two channels can be seamlessly interleaved for conversion rates up to 3.2 GSPS. The device was put through heavy ion testing and was monitored for Single Event Latch-up, Single Event Functional Interrupt and Single Event Upset (SEU). Testing was done at two different ion energies and the impact of ion energy on SEU response is evaluated. SEU testing was performed with both static and dynamic inputs and the SEU signatures of each are compared.

Index Terms—analog-to-digital converter, heavy ion testing, single event effects,

I. INTRODUCTION

HIGH speed Analog-to-Digital Converters (ADC) are typically run with high input frequencies that can be in the second or third Nyquist zones. Test methods have been demonstrated for performing Single Event Upset (SEU) analysis on ADCs using dynamic inputs [1][2] with high input frequencies up through the second Nyquist zone. The test method described in [1] was modified and used to characterize Texas Instruments ADC12D1600CCMLS, 12b, dual channel 1.6 gigasample per second (GSPS) ADC, which also can operate as a single channel 3.2 GSPS ADC [3]. An improved method of capturing the data was employed so that code error signatures could be better analyzed. SEU testing was also performed with static inputs and the differences in the response between dynamic and static inputs are compared.

In addition to SEU testing of the digital output, SEU testing of the ADC output clock, Single Event Latch-up (SEL) and Single Event Latch-up testing were performed and the results are presented here. The testing was performed at two different ion energies (4.5 and 10 MeV/nuc.) to determine if the ion energy and range penetration into the silicon would have any impact on any of the Single Event Effects (SEE).

Fig. 1  Block diagram of the ADC12D1600

It employs four 1.9V dc power supplies (1.8V to 2.0V normal operating supply voltage range). In a typical application, these 4 power supplies would be powered from a single regulator on the same supply bus.

The ADC12D1600CCMLS has two control mode options, to set up the various configurations of the part, such as input edge sampling mode, full scale range, offset, gain, output clock settings and demuxing options. In “non-extended control mode” (non-ECM), the set up configuration is done through the control pins and the serial interface is disabled. If the part is powered up in non-ECM, it will come up in a known state based on the control pin settings. In “extended control mode” (ECM) most control pins are disabled and the part is configured through a serial interface (SPI). If the part
is powered up in ECM mode, it will come up in a random unknown state and it is necessary to write to all the registers to put the part in a known, stable state. As an alternative, the part can be started up in non-ECM to a known, default state and then switched over to ECM where adjustments in the part configuration can be made through the SPI. The contents of the control registers may be written out to verify they are correct.

As shown in Fig. 1, the two independently operating 12 bit ADC’s, called I and Q, convert the input synchronously using a single input clock. Each of these converters has a 1:2 de-multiplexer that feeds two LVDS output buses, called DI and DId and DQ and DQd for I and Q channel respectively. The DId and DQd outputs are delayed by one clock cycle with respect to the DI and DQ outputs. Thus the digital outputs from the two ADCs are available on 4 separate Low Voltage Differential Signal (LVDS) 12-bit buses (current and previous sample for each channel clocked out at ½ the sampling rate). Each channel has an output clock (DCLKI and DCLKQ in Fig.1) that runs at ¼ the input clock frequency, so that the output is in double data rate (DDR) format, with data presented on both the rising and falling edges of the DCLK outputs. The 1:2 demux option is switchable and may be turned off, in which case the output will be 1:1 on a single LVDS bus per channel, in which case, the output clock will be ½ the input clock.

Each channel (I and Q) has a differential input that supports frequencies up to 4 GHz, with a 3 dB insertion loss (full power input bandwidth) in the range of 2.4 to 2.7 GHz. The full scale range of the inputs is selectable from 600 to 1000 mV in 32767 steps.

The ADC12D1600CCMLS has an on chip temperature diode for monitoring the junction temperature of the part.

The ADC12D1600CCMLS is the latest part in the evolution of the ultrahigh speed ADC product family, which started with the ADC08D1000WGFQMLV (5962F0520601VZC) from National Semiconductor and continued under Texas Instruments after its acquisition of National in 2011. This family of ADCs uses the same basic folding architecture with calibration and is on the Texas Instrument’s CMOS9X 180 nm CMOS process. All earlier versions of this space product family are SEL immune and the ADC08D1520WGFQMLV (5962F0721401VZC) and ADC10D1000CCMLS are SEFI immune [5]. The process uses an epi layer on a low resistivity, highly doped substrate and has a 6 layer metal stack. From the top surface of the die, through the metal stack and active area of the silicon is less than 15 µm.

The earlier 10 bit ADC10D1000CCMLS was designed with intent of evolving into a 12 bit part while still using much of the 10 bit infrastructure. The 12 bit part uses the same basic layout and die size as the 10 bit part. They both use the same package, with the same footprint and number of columns. They have the same pinout except for the functions of a few control pins, and that for the 10 bit part the two lowest LSB output pins are inactive. It is possible to swap out the 10 and 12 bit parts on a board.

The ADC12D1600CCMLS comes in a 376 column grid array ceramic package and is manufactured per the Class V flow of MIL-PRF-38535 [6].

III. TEST METHOD

Heavy ion testing was performed per JESD57 [7] with ASTM 1192 [8] and ESA/SCC 21500 [9] used as references. The test techniques, systems and software previously used for testing the 10b ADC10D1000CCMLS [6] were reused for testing the ADC12D1600QML-SP.

A. Test Board and Set Up

The device under test (DUT) was soldered to Texas Instruments ADC1xD1xxxRB Gigasample Reference Board (Fig. 2) [10]. This is a universal board for testing the 10b and 12b versions of the ADC1xD1xxx family of ADCs. The board contains an FPGA for interfacing with the DUT and data capture. The clock for the FPGA is driven by the DLCKI output clock from the ADC. The board also has on board power supplies and oscillator and PLL for powering and driving the DUT, but with a switchable option for an external power supply and clock. The onboard clock is 1.5 GHz. The board can communicate with a computer through a USB port.

Texas Instrument’s WaveVision5 software is used to drive the board, program the DUT and capture and analyze the output data [11]. The board is powered with a 7.5 V supply.

![Fig. 2  DUT connected to ADC1xD1xxxRB Gigasample Reference Board inside the vacuum chamber.](image-url)

The DUT was powered by a remote power supply in the control room of the test facility. Due to the long power cables and high current draw of the DUT, there was a significant voltage drop through the cabling. The supply voltage to the DUT was monitored at the board level. The supply current to the DUT was constantly monitored in the control room, using an HP 3468A multimeter.

A Rhode & Schwarz SMA 100 A signal generator was used to provide the analog signal to the DUT. The signal was passed through a 5% band pass filter and then split for each channel. For each channel, a Texas Instruments SC01806-09 balun board was used to provide a differential signal to the
ADC1xD1xxRB board and the analog inputs of the DUT.

To heat the DUT, a resistive spiral heater was glued to the test board. A thermistor was epoxied to the board to monitor the board temperature. The heater and thermistor were controlled by a LakeShore 332 temperature controller.

B. FPGA Image

For all heavy ion testing, all 12 bits of the ADC12D1600 were active and connected to the FPGA. However, the FPGA had an image for a 10b part and ignored the two least significant bits (LSB) when doing a data capture. This allowed for reuse of the code error software from the testing of the ADC10D1000CCMLS for Single Event Upset (SEU) testing. Because background the noise at the cyclotron test facilities is so high and board connections are less than ideal, it is not possible to resolve the two least significant bits while doing heavy ion testing. The 2 LSBs represent less than 1 mV of change in the input voltage, which is lost in the noise of the environment. In this paper, the code error data will be presented as for a 10b output with an output range of 0 to 1023, and an LSB will be that of a 10b output.

C. SEL Test Set Up

The supply current to the DUT was constantly monitored through the testing with the HP 3468A multimeter which has a resolution of 10 µA. The current draw by the DUT was between 1.79 and 2.15 A, depending upon the operating conditions of the part. Even in a steady state operating condition, the supply current could vary several 100 mV over a few minute time span. A sudden change in the supply current of more than 2% would be considered an SEL.

Specific, worst case testing was performed with the supply voltage at maximum voltage (2 V) and junction temperature of 125°C at the highest Linear Energy Transfer (LET) tested. The fluence for each ion run was 1x10^12 ions/cm^2. The board and DUT were heated using the resistive heater glued to the test board. The junction temperature of the DUT was monitored using the on chip temperature diode and the WaveVision5 software. The clock was supplied by the internal supply on the DUT board and was 1.5 GHz.

D. SEFI Test Set Up

All testing was performed with the DUT in “Extended Control Mode”. The configuration of the DUT is programmed through the serial interface and the settings are held in registers. The operation of the DUT was continuously monitored during the testing. Any change in the operation of the part, calibration or input range would be considered a SEFI.

Except for the SEL specific tests, all testing was performed the minimum operating supply voltage (1.8 V), which is worst case for SEFI.

At the highest LET tested, specific SEFI checks were run. The contents of the configuration registers were read before and after an ion run and compared. Also, a Fast Furrier Transform (FFT) was run and the product performance parameters, such as SNR and ENOB, were calculated before and after an ion run and compared. The DUT would be considered to have a SEFI if any of the registers changed or the ENOB changed by more than 0.2 bit, which is within the repeatability of the test. The fluence for each ion run was 1x10^7 ions/cm^2. The clock was supplied by the internal supply on the DUT board and was 1.5 GHz. The inputs were either 1.034896 or 999.996 MHz.

E. Output Clock SEU Test Set Up

The DCLKI output was monitored with a differential probe connected to a Tektronix DPO7354 Digital Phosphor Oscilloscope. The scope trigger was set on “width” mode so that if the falling edge of the clock was outside the expected time window, an error would be counted and the clock output would be captured (Fig. 3). Testing was performed with the 10 MeV/nuc. beam with the input clock at 1 GHz and the output clocks at 250 MHz. The trigger window limits were set at 1.9 and 2.5 ns.

![Fig. 3 Scope trigger setting for monitoring the DCLKI clock output. If the falling edge of the clock is not within the limits, an error is recorded and the output clock waveform is captured.](image)

F. Output Code SEU Test Set Up

The beat frequency and code error test method described in [1] was used for this testing with a modification on how the data was captured. As in [1], the FPGA on the DUT board was programmed with code error detection software. For each channel (I or Q), the output was compared to the previous output. For instance, on the I channel, the DI output was compared to the previous DId output. If the output codes differed by more than a preset LSB value, an error would be recorded (Fig. 4). The modification to [1] is that whenever an error was detected, 8 other codes around that error would be recorded. This allows detection of a case where the code is stuck at one value or hits the rails for more than one clock cycle.

![Fig. 4 The CER detection software programmed into the FPGA compares the current output code to the previous output code and registers an event if that difference is greater than a programmable limit. A timestamp plus 9 output codes around the error are recorded.](image)
In order to detect small errors in the output code, a proper beat frequency must be chosen. The beat frequency (and resultant output of the ADC) is the difference between the clock and input frequencies (Fig. 5). This allows the input of the ADC to be run at high frequencies, while the outputs are at a much lower frequency for monitoring and capturing output code errors.

![Fig. 5 Beat frequency. With the clock frequency set at 1 GHz, and the input frequency slightly lower at 999.896 MHz, the sampled points on the input curve will result in an output of 104 kHz.](image)

The input clock frequency was 1035 MHz for testing with the 4.5 MeV/nuc. beam and 1000 MHz for testing with the 10 MeV/nuc. beam. Testing was done with both dynamic inputs and static inputs. For the dynamic testing, the input frequency was set so that the output beat frequency was 104 kHz. The error limits were set at ±23 LSB. For testing with static inputs, the output of the frequency generator was turned off. The common mode circuitry of the ADC12D1600 pulled the inputs up to midrange, so the expected output code was midrange (511 LSB). With static inputs, the noise of the system was less, allowing for tighter limits to be set for the output code errors (±5 LSB) and the detection of smaller errors.

G. Test Facility, Dates and Sample Size

Testing was performed at the BASE Facility 88-inch cyclotron at Lawrence Berkeley National Laboratory [12], using the 4.5 MeV/nuc. beam on August 10, 2012 and the 10 MeV/nuc. beam on September 11, 2012.

Two DUTs were tested at each LET. SEU cross section data presented is per channel, averaging the data from the two channels and the two DUTs.

IV. RESULTS

During “room” temperature testing the DUT junction temperature ranged from 78°C to 87°C, as measured by the on chip temperature diode. The DUT consumes 4 W of power. Since testing was done in a vacuum and the board was isolated with little heat sinking, the thermal dissipation of the test system was poor, resulting in the high junction temperature.

A. SEL and SEFI Test Results

No incidences of SEL or SEFI were detected to the highest LET tested: 120 MeV-cm²/mg. The DUT would continue to operate as programmed until the configuration was manually changed. On the SEFI specific tests, no changes were seen in the performance of the DUT as measured by ENOB (Table I) and the control register readout was the same before and after each ion run.

<table>
<thead>
<tr>
<th>Date</th>
<th>DUT</th>
<th>LET (MeV-cm²/mg)</th>
<th>Junction Temp (°C)</th>
<th>Supply Current (A)</th>
<th>Delta (A)</th>
<th>ENOB Pre (bit)</th>
<th>ENOB Post (bit)</th>
<th>Pre Registers</th>
<th>Post Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Aug 10 261</td>
<td>1</td>
<td>99.7</td>
<td>82</td>
<td>1.97479</td>
<td>0.00046</td>
<td>8.6</td>
<td>8.6</td>
<td>Pass</td>
<td>Pass</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>121.76</td>
<td>85</td>
<td>1.97525</td>
<td>0.00061</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>121.76</td>
<td>126</td>
<td>2.14299</td>
<td>2.14373</td>
<td>0.00074</td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>99.7</td>
<td>126</td>
<td>2.14506</td>
<td>2.14455</td>
<td>-0.00051</td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>251</td>
<td>13</td>
<td>99.7</td>
<td>85</td>
<td>2.01882</td>
<td>2.02193</td>
<td>0.00311</td>
<td></td>
<td>8.3</td>
<td>Pass</td>
</tr>
<tr>
<td>14</td>
<td></td>
<td>121.76</td>
<td>85</td>
<td>2.02228</td>
<td>2.02530</td>
<td>0.00122</td>
<td></td>
<td>8.3</td>
<td>Pass</td>
</tr>
<tr>
<td>15</td>
<td></td>
<td>121.76</td>
<td>125</td>
<td>2.19689</td>
<td>2.19776</td>
<td>0.00087</td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
<td>99.7</td>
<td>125</td>
<td>2.19810</td>
<td>2.19821</td>
<td>0.00001</td>
<td></td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>Sep 11 251</td>
<td>16</td>
<td>58.8</td>
<td>89</td>
<td>8.4</td>
<td></td>
<td>8.4</td>
<td>Pass</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
<td>117.6</td>
<td>89</td>
<td>1.803</td>
<td>1.804</td>
<td>0.0001</td>
<td></td>
<td>8.4</td>
<td>Pass</td>
</tr>
<tr>
<td>18</td>
<td></td>
<td>100</td>
<td>125</td>
<td>1.95551</td>
<td>1.99880</td>
<td>0.03129</td>
<td></td>
<td>8.4</td>
<td>Pass</td>
</tr>
<tr>
<td>263</td>
<td>39</td>
<td>58.8</td>
<td>89</td>
<td>8.4</td>
<td></td>
<td>8.4</td>
<td>Pass</td>
<td></td>
<td></td>
</tr>
<tr>
<td>40</td>
<td></td>
<td>58.8</td>
<td>127</td>
<td>2.15200</td>
<td>2.15290</td>
<td>0.00633</td>
<td></td>
<td>8.6</td>
<td>Pass</td>
</tr>
<tr>
<td>41</td>
<td></td>
<td>117.6</td>
<td>127</td>
<td>2.15200</td>
<td>2.15180</td>
<td>-0.00020</td>
<td></td>
<td>8.6</td>
<td>Pass</td>
</tr>
</tbody>
</table>

B. Output Code Upset Event Length

The code error software recorded an error whenever one reading was different than the previous reading by more than the set limit. For an SEU event, there would be at least two errors recorded, one for when the output code was out of the expected value and one for when the output code returned to the correct reading. For some events, multiple errors could be recorded if the output oscillated. The test data were analyzed so that the number of events and lengths of events were determined.

Most events lasted for only one clock cycle (1 ns with a 1 GHz input clock) but there were a few events lasted as long as 48 clock cycles (Fig. 6). There was a dependence upon LET and the number of events that were longer than one clock cycle (Fig. 7). At the highest LET tested (117.56 MeV-cm²/mg) 22% of the events were longer than one clock cycle, while it was only 7% for the lowest LET tested (1.65 MeV-cm²/mg). Less than 1% of the events were greater than 6 clock cycles.

![Fig. 6 Example of an event lasting more than one clock cycle from a Bismuth ion run with the 4.5 MeV/nuc. beam for an LET of 99.7 MeV-cm²/mg. Less than 1% of the all events were greater than 6 clock cycles.](image)
C. Output Code Error Magnitude

An output code error could be either positive or negative. The magnitude of the error ranged from the error limit (23 LSB when testing with dynamic inputs) to a full scale swing (Fig. 8). Less than half of the errors were greater than 100 LSB and the population of the larger magnitude errors was dependent upon the LET of the ion.

D. Test results of 4.5 vs. 10 MeV/nuc Beam Energies

No differences were seen in SEU durations (Fig. 7), code error magnitudes or SEU cross sections (Fig. 9) between the testing with the 4.5 MeV/nuc. and 10 MeV/nuc. beam energies.

E. Dynamic vs. Static Inputs

With static inputs, the inputs were pulled up to midrange so that the output was a static code of 511 ± 4 LSB. Because of this, the maximum magnitude of the output errors was 511. When testing with static inputs, the code error limits could be tightened to ±5 LSB because with a static output, clock jitter was no longer a factor and with the analog signals turned off there was less overall noise in the system. This allowed for code errors between 6 and 23 LSB to be detected that were not detected when testing was done with dynamic inputs.

To determine if having a static input instead of a dynamic input had an impact on the testing, the code error SEU rate for testing with static inputs was recalculated using a code error limit of 23, the same as used for the dynamic inputs. The error cross section with dynamic inputs was 2 to 3 times higher than with static inputs (Fig. 10).

With static inputs, approximately 80% of the output code errors were less than 23 LSB, so that lowering the error limit from 23 LSB to 5 LSB captured about 5 times more errors (Fig. 10).

F. Output Clock SEU Test Results

Two types of output clock SEUs were detected. In some cases, there was a minor widening or narrowing of the clock pulse, which could be considered single event induced jitter.
(Fig. 11) and in other cases, a full clock pulse would be affected and it would take another clock pulse for the clock to recover (Fig. 12). In all cases the clock output would recover within two clock cycles.

The output clock has a relatively low SEU cross section that is approximately two orders of magnitude lower than that of the ADC output (Fig. 13).

Using dynamic inputs instead of static inputs for an ADC can impact the test results. Under the same test conditions, with the same limits, more output code errors were seen with dynamic inputs. However, testing with static limits allows tighter error limits to be set and smaller magnitude code errors can be counted. This is important, as a majority of the code errors are of lower magnitude.

Heavy ion testing of ultrahigh speed products remains a challenge due to the background noise and the less than optimum operating conditions required to do testing. Sometimes it is necessary to test the part under different conditions to get a better picture of the products heavy ion response.

**V. CONCLUSIONS**

Texas Instruments’ ADC12D1600CCMLS is SEL and SEFI immune. The output clock has a relatively low SEU cross section compared to the ADC output, indicating that clock upsets are not a significant contribution to the ADC output SEU Cross section.

No difference was detected in the SEL, SEFI and ADC output SEUs when either the 4.5 or 10 MeV/nuc beam was used, indicating that the 4.5 MeV/nuc beam has sufficient range penetration for the process used on this product.

**VI. REFERENCES**


IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated