

User's Guide SBAU297–October 2017

# ADS1x2C04 Evaluation Module




Figure 1. ADS1x2C04 Evaluation Module (ADS122C04EVM Shown)

The ADS1x2C04EVM is an evaluation module kit that provides hardware and software support for evaluation of the devices in the ADS122C04 family. The ADS122C04 is a 24-bit delta-sigma analog-todigital converter (ADC). The kit utilizes the TM4C1294NCPDT processor to communicate with the ADC via I<sup>2</sup>C and provide communication with a PC over USB interface. The kit also includes a software application that runs on a PC allowing for register manipulation and data collection from the ADC. The ADS1x2C04EVM kit includes the ADS1x2C04 device along with a USB micro cable, and downloadable supporting software (SW).

This document includes a detailed description of the hardware (HW), software, bill of materials (BOM), and schematic for the ADS1x2C04EVM.

Throughout this document the term *EVM* is synonymous with *ADS1x2C04EVM*, *demonstration kit*, and *evaluation module*. The term *ADS1x2C04EVM* is a generic name that applies to any EVM in the ADS122C04 device family. Specifically, the ADS122C04EVM uses the ADS122C04 as the main device on the EVM. The term *GUI* is synonymous with *Delta-Sigma ADC EvaluaTion Software*, core application, and EVM software. The use of *Tiva™* is synonymous with the TM4C1294NCPDT microcontroller.

Device	Literature Number	
ADS122C04	SBAS751	



#### Contents

1	EVM C	Dverview	4
	1.1	Description	4
	1.2	Requirements	4
	1.3	Software Reference	4
	1.4	Supported Functionality	4
2	Quick	Start	5
	2.1	Default Jumper and Switch Configuration	5
	2.2	Power Connection	6
	2.3	Startup	6
3	Hardwa	are Reference	6
	3.1	Jumper and Switch Configuration Reference	6
	3.2	Header, Connector and Test Point Reference	10
4	Softwa	are Details	
	4.1	Installing the Software	12
	4.2	Connecting to the EVM Hardware	13
	4.3	Using the Software With the ADS1x2C04EVM	14
5	EVM H	lardware Details	23
	5.1	Analog Inputs	23
	5.2	Digital Inputs	30
	5.3	ADC Reference	31
	5.4	Reset	32
6	Power	Supply Connections – EVM and ADC	33
	6.1	Powering the EVM	33
	6.2	Powering the ADS1x2C04	33
7	ADS1x	(2C04 Bill of Materials, PCB Layouts, and Schematics	34
	7.1	Bill of Materials	34
	7.2	PCB Layouts	39
	7.3	Schematic	42

# List of Figures

1	ADS1x2C04 Evaluation Module (ADS122C04EVM Shown)	. 1
2	ADS1x2C04 EVM	. 6
3	Input Terminal Blocks	10
4	Delta-Sigma Evaluation Engine Installation Instructions	12
5	ADS1x2C04 Device Package Installation Instructions (ADS122C04 Shown)	13
6	ADS1x2C04 Device Tab (ADS122C04 Shown)	14
7	ADS1x2C04 Input MUX Config 0 Register (ADS122C04 Shown)	15
8	ADS1x2C04 Input MUX Selection (ADS122C04 Shown)	16
9	Data Inspector	17
10	Time Domain	17
11	Histogram	18
12	Data Displayed as HEX Values	18
13	Data Displayed as Decimal Values	19
14	3-Wire RTD Predefined Script	21
15	3-Wire RTD Script Detail	22
16	Simplified 3-Wire RTD Input Diagram	24
17	Simplified 2-Wire RTD Input Diagram	25
18	Simplified 4-Wire RTD Input Diagram	26
19	Simplified Thermocouple Input Diagram (J6)	27
20	Simplified Bridge Input Diagram	28
21	Simplified Voltage and Current Input Diagram	30

22	Simplified External REF Input	31
23	Top Silkscreen	39
24	Top Layer (Positive)	39
25	Ground Layer (Negative)	40
26	Power Layer (Negative)	40
27	Bottom Layer (Positive)	41
28	Bottom Silkscreen	
29	ADS1x2C04EVM ADC Schematic	42
30	ADS1x2C04EVM Controller Schematic	43
31	ADS1x2C04EVM Controller Power Schematic	44
32	ADS1x2C04EVM Digital Header Schematic	45
33	ADS1x2C04EVM Power USB Schematic	46
34	ADS1x2C04EVM Power External Schematic	47
	-	

### Trademarks

Tiva is a trademark of Texas Instruments.

Microsoft, Windows are registered trademarks of Microsoft Corporation.

#### 1 EVM Overview

#### 1.1 Description

This user guide describes the operation and use of the ADS1x2C04 evaluation module. One example is the ADS122C04EVM. The ADS122C04 is a 24-bit, 2-kSPS, 4-channel delta-sigma analog-to-digital converter (ADC) for precision sensor measurement applications. The ADS1x2C04EVM platform is intended for evaluating the ADS122C04 device family for performance and functionality.

#### 1.2 Requirements

#### 1.2.1 Software Requirements

PC with Microsoft® Windows® 7 or higher operating system.

#### 1.2.2 Hardware Requirements

PC with available USB 2.0 or greater connection.

#### 1.2.2.1 Power Supply

USB powered.

### 1.3 Software Reference

Refer to *Delta-Sigma ADC EvaluaTion Software User Manual* for the core software documentation or navigate to the *File -> About* option from within the GUI, then click on the *Software user guide* icon.

### 1.4 Supported Functionality

### 1.4.1 Supported Hardware Functionality

- Unipolar (3.3 V or 5 V) AVDD and AVSS (GND) supply operation
- 3.3-V DVDD
- Digital header for external processor or controller configuration
- Configurable for direct sensor input
- Onboard 2.5-V reference or user-supplied external ADC voltage reference

### 1.4.2 Supported Software Functionality

- Start and sync control
- Device software reset
- Device powerdown
- Device configuration register read and write
- Conversion result readback
- Missed conversion detection through data conversion result counter information
- · Data integrity check by CRC of data or by inverted conversion result



# 2 Quick Start

This section provides a guide to quickly begin using the EVM.

# 2.1 Default Jumper and Switch Configuration

The EVM should come configured with the settings listed in Table 2 and illustrated in Figure 2.

Jumper	Position	Function		
JP1	Not Installed	Use onboard processor		
JP2	Not Installed	USB-derived supplies ON		
JP3	Not Installed	DVDD from USB supply (1-2 connection via R83)		
JP4	Not Installed	AVDD from USB supply (1-2 connection via R84)		
JP5	Not Installed	N/A		
JP6 <sup>(1)</sup>	1-2	Excitation source connected to IDAC using REFP		
JP7	Not Installed	A0 address selection (default to GND through resistor R57)		
JP8	Not Installed	A1 address selection (default to GND through resistor R60)		
JP9 <sup>(1)</sup>	1-2	J6 pin 5 connected to excitation source		
JP10	Not Installed	AIN0 not connected to input voltage divider		
JP11 <sup>(1)</sup>	1-2	AVDD supply sourced from 5 V		
JP12	Not Installed	Weak pullup to AVDD not connected to AIN1		
JP13 <sup>(1)</sup>	Not Installed	Weak pulldown to GND not connected to AIN2		
JP14 <sup>(1)</sup>	2-3	RTD bias pedestal connected		
JP15	Installed	DVDD supply connected		
JP16	Installed	AVDD supply connected		
JP17 <sup>(1)</sup>	1-2	VREF is supplied by the 2.5-V onboard reference (U24)		
JP18 <sup>(1)</sup>	Not Installed	COM connected to GND (2-3 connection via R90)		
Switch	Position	Function		
S5	Down	External reference connected to JP6		

# Table 2. Default Settings

<sup>(1)</sup> Pin 1 is identified with a dot on the PCB silkscreen.






Figure 2. ADS1x2C04 EVM

### 2.2 Power Connection

The EVM is powered through the USB interface with the PC. Connect the EVM to a USB connector on the PC to power the board.

# 2.3 Startup

Use the following steps at startup:

- 1. Install the core application software on the PC.
- Install the device software on the PC. (For example, ADS122C04 Device Package for the ADS122C04EVM.)
- 3. Ensure all jumpers and switches are configured in the default configuration per Table 2 and Figure 2.
- 4. Connect the EVM to the PC using a USB cable.
- 5. If prompted, install any required drivers.
- 6. Start the GUI software on your PC.

NOTE: The device has powered correctly if D1 and D4 are both lit green.

### 3 Hardware Reference

### 3.1 Jumper and Switch Configuration Reference

Table 3 provides all jumper and switch configuration settings for the EVM.

 Table 3. Jumper and Switch Options

Jumper	Position	Description			
IP1	Operation of EVM with exter	ternal digital signals			
	Installed (ON)	Hold Tiva processor (U1) in reset and disable level shifters to allow external digital signals			
	Uninstalled (OFF)	Normal operation with onboard Tiva processor (default)			
JP2	Power down USB power supplies				
	Installed (ON)	USB-derived power supplies disabled and powered down			
	Uninstalled (OFF)	USB-derived power supplies enabled and ON (default)			
JP3	Digital supply source				
	1-2 shorted	Provided from USB power (default using R83 as the short)			
	2-3 shorted	External supply source			
	Open	No digital system power provided			
JP4	Analog supply source				
	1-2 shorted	Provided from USB power (default using R84 as the short)			
	2-3 shorted	External supply source			
	Open	No analog system power provided			
JP5	External 5-V power down				
	Installed (ON)	External supply regulator (U16) disabled and powered down			
	Uninstalled (OFF)	External supply regulator (U16) enabled and ON (default)			
IP6 <sup>(1)</sup>	AIN0 input connection (U23)				
	1-2 shorted	Current excitation possible when S5 is in the down position to JP6 (default)			
	2-3 shorted	Voltage excitation through AVDD			
	Open	Not connected to an excitation source			
JP7	I <sup>2</sup> C A0 address selection (not installed)				
	1-2 shorted	DVDD			
	3-4 shorted	GND (default through R57)			
	5-6 shorted	SCL			
	7-8 shorted	SDA			
	Open	(input floating)			
JP8	I <sup>2</sup> C A1 address selection (no	t installed)			
	1-2 shorted	DVDD			
	3-4 shorted	GND (default through R60)			
	5-6 shorted	SCL			
	7-8 shorted	SDA			
	Open	(input floating)			
IP9 <sup>(1)</sup>	AIN0 input from J6 pin 5	·			
	1-2 shorted	Excitation source from JP6 connected to J6, pin 5 (default)			
	2-3 shorted	J6, pin 5 voltage divider input			
	Open	J6 disconnected from AIN0 (isolates J6 from input when RT1 is installed)			
JP10	Input voltage divider connect	A			
	Installed (ON)	Voltage divider connects to analog COM (COM connects to AGND via R90)			
	Uninstalled (OFF)	Voltage divider is not used and disconnected from analog COM (default)			
JP11 <sup>(1)</sup>	ADC AVDD supply (U23)	·			
	1-2 shorted	AVDD supply powered from 5 V (default)			
	2-3 shorted	AVDD supply powered from DVDD supply at 3.3 V			
	Open	No supply powering AVDD			
JP12	AIN1 input from J6 pin 4				
	Installed (ON)	AIN1 weak pullup useful for thermocouple sensor input biasing			
	Uninstalled (OFF)	No pullup to AIN1 (default)			

Jumper	nper Position Description				
JP13 <sup>(1)</sup>	AIN2 input from J6 pin 3				
	1-2 shorted	AIN2 weak pulldown useful for thermocouple sensor input biasing			
	2-3 shorted	AIN2 connection to J6 pin 1 (and connected to analog COM)			
	Open	AIN2 connected to J6 pin 3 only (default)			
JP14 <sup>(1)</sup>	AIN3 input from J6 pin 2				
	1-2 shorted	AIN3 connected to current shunt resistor R80			
	2-3 shorted	AIN3 connected to RTD pedestal biasing resistor R79 (default)			
	Open	AIN3 connected to J6 pin 2 only			
JP15	ADC DVDD supply (U23)				
	Installed (ON)	DVDD supply powered from digital 3.3-V source (default)			
	Uninstalled (OFF)	No supply powering DVDD (connection is useful for direct current measurement)			
JP16	ADC AVDD supply (U26)				
	Installed (ON)	AVDD supply pin powered from selection of JP11 (3.3 V or 5 V) (default)			
	Uninstalled (OFF)	No supply powering AVDD (connection is useful for direct current measurement)			
JP17 <sup>(1)</sup>	ADC external reference input to VREF at S5				
	1-2 shorted	2.5-V onboard reference from U24 (default)			
	2-3 shorted	External reference input from J7 pin 1			
	Open	No VREF reference input to S5			
JP18 <sup>(1)</sup>	Analog COM connection at J6 pin 1 (not installed)				
	1-2 shorted	COM connected to VREF			
	2-3 shorted	COM connected to AGND (default via R90)			
	Open	COM connected to J6 pin 1 only			
Switch	Position	Description			
S2 <sup>(2)</sup>	BSL mode for Device Firmware Update (DFU)				
	Closed (on RESET)	Total Tiva FLASH erasure (on release Tiva enumerates as a DFU device)			
	Open	Normal operation			
S4 <sup>(2)</sup>	Reset onboard controller (U1 RST)				
	Closed	Tiva held in RESET			
	Open	Normal operation			
S5 <sup>(3)</sup>	External reference input				
	Up (VREF connection via JP17)	JP17, 1-2 connects to 2.5-V onboard reference (U24) or JP17, 2-3 connects to the J7 input			
	Down (to JP6)	JP6, 1-2 connects the IDAC current source or JP6, 2-3 connects the AVDD voltage source			

Table 3. Jumper and Switch Options (continued)

<sup>(1)</sup> Pin 1 is identified with a dot on the PCB silkscreen.

<sup>(2)</sup> Switch is momentary and normally open. Switch is closed when depressed.

<sup>(3)</sup> Switch is DPDT. Pin 1 is identified with a dot on the PCB silkscreen.

### 3.1.1 Device I<sup>2</sup>C Address Selection

The EVM defaults the address to the base address ('100 0000') of the ADS1x2C04 by setting the A0 and A1 address pins to GND. This is accomplished by using resistors R57 and R60. By forcing the address pins to a known and fixed address, the firmware and GUI remain synchronized. It is not recommended to change the address from the default settings.



If required, it is possible to change the address selection by removing one or both resistors R57 and R60. These resistors pull the address pins to GND. There are also pullup resistor options to DVDD using resistors R55 (for A0) and R58 (for A1). Using these four resistors, 4 different address combinations can be selected. To prevent shorting of the DVDD supply, and damage to the EVM, pullup and pulldown resistors to the same address pin should never be connected at the same time. R55 and R57 are the pulldown and pullup resistors for A0 and only one of these resistors should be connected. R58 and R60 are the pullup and pulldown resistors for A1, and again only one of these resistors should be connected.

As an additional option, jumpers JP7 and JP8 can be installed for address selection. To prevent accidental shorting of the supply, pins R57 and R60 must be removed (as well as R55 and R58, if previously installed). For the jumper to make contact with the device address pins, R56 and R59 must also be installed. See Figure 29 for connection details.

When changing the I<sup>2</sup>C address from the default settings, Tiva will no longer be able to communicate with the ADS1x2C04. This loss of communication is why address changes from the default settings are not recommended. It is possible to issue a command to change the address settings from the default by using the ADDRESSET command (see Section 4.3.2). The ADDRESSET command will only reset the default address to the new address if communication to the ADS1x2C04 is possible through an address ACK when testing the communication.

q



# 3.2 Header, Connector and Test Point Reference

This section provides connection information for all of the connectors and test points utilized on the EVM.

#### 3.2.1 Analog Input Terminal Blocks

Analog input to the EVM can be connected at the terminal blocks located on the left side of the board (see Figure 3) to provide an external analog signal input to the EVM for evaluation purposes. The functions for these terminal blocks are listed in Table 4 and Table 5. Information and connection diagrams for direct sensor input are detailed in Section 5.1. At no time should a voltage be applied that exceeds the absolute maximum ratings for the input of the ADS1x2C04. The only exception is when measuring an external voltage as discussed in Section 5.1.4.




Figure 3. Input Terminal Blocks

Function	Signal Name	Pin
Analog common	COM	1
Analog input to ADC (excitation return current)	IN3 (AIN3)	2
Analog input to ADC	IN2 (AIN2)	3
Analog input to ADC	IN1 (AIN1)	4
Analog input to ADC (voltage excitation or current source output for 2-, 3-, and 4-wire RTD)	INO (AINO)	5

#### Table 5. Analog Input Terminal Block, J7

Function	Signal Name	Pin
Analog external voltage reference + input to ADC (REFP via S5)	REF+	1
Analog external voltage reference – input voltage to ADC (REFN via S5) <sup>(1)</sup>	REF-	2

<sup>(1)</sup> REF- from J7 pin 2 connects to analog ground (AGND) through resistor R85. R85 can be removed for a non-ground referenced differential input.



#### 3.2.2 Digital Interface Header

Table 6 lists the functions and pin numbers for all signals used on the digital interface.

Function	ADC S	ADC Side		Processor Side	
	Signal Name	Pin Number <sup>(1)</sup>	Pin Number <sup>(2)</sup>	Signal Name	
External voltage input	GND	56	55	EXT_5V	
Bank2 level-shifter voltage	DVDD	36	35	DIG_VOLT2	
GPIO for ADC	ADC_RESET	32	31	GPIO_1	
	ADC_GPIO0 <sup>(3)</sup>	26	25	GPIO_4	
	ADC_GPIO1 <sup>(3)</sup>	24	23	GPIO_5	
Signaling and Communication	ADC_SCL	22	21	I2C0_SCL	
	ADC_SDA	20	19	I2C0_SDA	
Bank1 level-shifter voltage	DVDD	18	17	DIG_VOLT1	
Signaling and Communication	ADC_DRDY	10	9	SPI0_OTHERB	

#### Table 6. Digital Interface, J3

<sup>(1)</sup> Even-numbered pins not included are not connected.

<sup>(2)</sup> Odd-numbered pins not included are connected to the Tiva microcontroller but the functionality is not used for this EVM. See Figure 32 for connection details.

<sup>(3)</sup> GPIO connection to Tiva for monitoring only and serves no other function. GPIO cannot be used for address selection.

### 3.2.3 Test Points

The test points listed in Table 7 may be used to probe onboard voltage supplies and signals.

### Table 7. Useful Test Points

Function	Signal Name	Test Point	Restrictions
USB-sourced supply	USB_VBUS	TP1	Probe only
USB-sourced supply	USB_VBUSP	TP2	Probe only
5.5-V output (U11)	USB_IREG	TP3	Probe only
1.8-V output (U13)	1.8V	TP4	Probe only
5.0-V output (U12)	AVDD_5	TP5	Probe only
AGND = DGND = GND	GND	TP6 - TP9	AGND = DGND = GND
3.3-V output (U15)	DVDD_3.3V	TP10	Probe only
Voltage divider input to AIN0		TP15	Probe only
I <sup>2</sup> C SCL to ADC (U23)	ADC_SCL	TP16	Probe only
I <sup>2</sup> C SDA to ADC (U23)	ADC_SDA	TP17	Probe only
AVDD at ADC (U23)		TP18	Probe only
DVDD at ADC (U23)		TP19	Probe only
AVSS at ADC (U23)		TP20	Remove R82 connection to AGND if a different AVSS source voltage is applied
AGND = DGND = GND	GND	TP21 - TP22	AGND = DGND = GND
2.5-V output (U24)		TP23	

Hardware Reference

#### 4 Software Details

#### 4.1 Installing the Software

#### 4.1.1 Delta-Sigma ADC EvaluaTion Software

Download the *Delta-Sigma ADC EvaluaTion Software* installer from the EVM tool page and save to a known folder. Run the installer and follow the on-screen prompts. Note that future software versions may show slightly different screens.

🧃 Setup		📲 Setup	
TEXAS INSTRUMENTS	Setup - Delta-Sigma ADC EvaluaTion Software	TEXAS INSTRUMENTS	License Agreement
	Welcome to the Delta-Sigma ADC EvaluaTion Software Setup Wizard.		Please read the following License Agreement. You must accept the terms of this agreement before continuing with the installation.
			Source and Binary Code Internal Use License Agreement INFORTANT PLEASE CAREFULLY READ THE FOLLOWING LICENSE AGREEMENT, WHICH IS LEGALLY BINDING. AFTER YOU READ IT, YOU WILL BE ASKED WHETHER YOU ACCEPT AND AGREE TO ITS TERMS. DO NOT CLICK I RAVE READ AND AGREE UNLESS: (1) YOU WILL USE THE LICENSED MATERIALS FOR YOUR OWN BENEFIT AND PERSONALLY ACCEPT, AGREE TO AND INTEND TO BE BOUND BY THESE TERMS. OR (3) YOU ARE ANTHONYFOR TO AND INTEND TO Do you accept this license?
			I accept the agreement     I do not accept the agreement
	< Back Next >		< Back Next > Cancel
🝯 Setup		📲 Setup	
TEXAS INSTRUMENTS	Select Components	TEXAS INSTRUMENTS	Ready to Install
	Select the components you want to install; clear the components you do not want to install. Click Next when you are ready to continue. Main Application Software Default Clients Analysis Engine Drivers		Setup is now ready to begin installing Delta-Sigma ADC EvaluaTion Software on your computer.
	< Back Next >		< Back Next > Cancel
🧉 Setup			
TEXAS INSTRUMENTS	Completing the Delta-Sigma ADC EvaluaTion Software Setup Wizard		
	Setup has finished installing Delta-Sigma ADC EvaluaTion Software on your computer. View Readme File Create Desktop shortcut? Launch program?		
	< Back Finish Cancel		

#### Figure 4. Delta-Sigma Evaluation Engine Installation Instructions



#### 4.1.2 ADS1x2C04 Device Package

Download the appropriate ADS1x2C04 Device Package installer. For example, download the ADS122C04 Device Package from the EVM tool page and save to a known folder. Run the appropriate ADS1x2C04 Device Package installer and follow the on-screen prompts. Note that future software versions may show slightly different screens. The ADS122C04 device package installation is shown in Figure 5.

📲 Setup	Setup
TEXAS Setup - ADS122C04 Device Package	License Agreement
Welcome to the ADS122C04 Device Package Setup Wizard.	Please read the following License Agreement. You must accept the terms of this agreement before continuing with the installation. Source and Binary Code Internal Use License Agreement IMPORTANT PLEASE CAREFULLY READ THE FOLLOWING LICENSE AGREEMENT, WHICH IS LEGALLY BINDING. AFTER YOU READ IT, YOU WILL BE ASKED WHESTHER YOU ACCEPT AND AGREE TO ITS TERMS. DO NOT CLICK I HAVE READ AND AGREE UNLESS: (1) YOU WILL USE THE LICENSED MATERIALS FOR YOUR OWN BENEFIT AND PERSONALLY ACCEPT, AGREE TO AND INTEND TO BE BOUND BY THESE TERMS: OR (2) YOU ARE AUTHORIZED TO. AND INTEND TO Do you accept this license? I do not accept the agreement InstallBuilder
< Back Next >	< Back Next > Cancel
🐔 Setup	Setup
Ready to Install	TEXAS INSTRUMENTS Completing the ADS122C04 Device Package Setup Wizard
Setup is now ready to begin installing ADS122C04 Device Package on your computer.	Setup has finished installing ADS122C04 Device Package on your computer.  View Readme File
< Back Next > Concer	< Back Finish Cancel

Figure 5. ADS1x2C04 Device Package Installation Instructions (ADS122C04 Shown)

# 4.2 Connecting to the EVM Hardware

After the *Delta-Sigma ADC EvaluaTIon Software* and the *ADS1x2C04 Device Package* are installed, ensure that all jumpers and switches are in their default positions per Table 2, and then connect the hardware with the provided USB micro cable. Start the *Delta-Sigma ADC EvaluaTIon Software*. The GUI automatically detects the connected hardware and displays the device register map under the *Device* tab as shown in Figure 6.



#### Software Details

www.ti.com

×8, F ₽ :	_		Delta-Sigma ADC EvaluaTion Software - ADS122C04	
File Device Scripts			Uber B Datasfreet Uber B 22 Forum Guide Collateral - Documentation	<u>\</u>
ADS122C04 Register Map		C Reg	gister Controls	
Address Register Name	Current Default	7 6 5 4 3 2 1 0	MUX AINP = AIN0 AINN = AIN1	
0x00 CONFIG0	0x00 0x00	0 0 0 0 0 0 0 0	GAIN 1	
0x01 CONFIG1	0x00 0x00	0 0 0 0 0 0 0 0		
0x02 CONFIG2	0x00 0x00	0 0 0 0 0 0 0	PGA_EN PGA enabled (Gain = 1 to 128)	
0x03 CONFIG3	0x00 0x00	0 0 0 0 0 0 0		
Register Decode Information		Inactive Modifying	Refrest/Sync Write Defaults	
	Selection, Gain Configuration a	and PGA Bypass - Address 0x00		
This register selects analog input chan Current Value: 0x00 Default Value: 0	nnels, gain and bypass of the PGA.			
MUX - ADC input calactic				
R/W Field Location: MSB 7	to LSB 4			
Selects the ADC input channels.	AINP = AINO, AINN = AIN1			
R/W GAIN - PGA gain selectio Field Location: MSB 3	to LSB 1			
Configures the pain of the device Current Setting: 000b - 1	ce. (Gains greater than 4 are PGA anly)			
R/W Field Location: MSB 0				
Enables or bypasses the PGA.	A enabled (Gain = 1 to 128)			
current setting, op 1 or	a enabled (cam = 1 to 120)			
Mardware Connected. Ready				TEXAS INSTRUMENTS

#### Figure 6. ADS1x2C04 Device Tab (ADS122C04 Shown)

### 4.3 Using the Software With the ADS1x2C04EVM

This section covers the functionality of the *ADS1x2C04 Device Package* only. For more information about the GUI operation and functionality, refer to *Delta-Sigma ADC EvaluaTion Software User Manual* for the core software documentation. A link to the documentation is also available by navigating to *File -> Options* from within the GUI.

Upon startup, the GUI scans for the connected hardware. Once the ADS1x2C04EVM is plugged into the USB, the *Device* tab refreshes to display the ADS1x2C04 *Register Map* as shown in Figure 6. The *Device* tab also grants user control over register settings with a detailed description for the current values in each register. Click the *Refresh/Sync* button to read back the value in all registers and update the register map. Selecting a single register will provide a detailed description for the current values in the *Register Decode Information* panel below the register map (see the lower portion of Figure 7).

As an example for register configuration, Figure 7 and Figure 8 show specific details for the input *MUX* in the CONFIG0 register. In the figures are two columns showing the *Current* and *Default* values represented in hex for the ADS1x2C04 registers. There is also a column of the binary representation of the current register settings.


In the *Register Control* section are drop-down menu options for each available setting for the register. Using the CONFIG0 register as an example, the upper 4 bits correspond to the input *MUX* selection. The drop-down menu items are shown for the *MUX* selection in Figure 8 with the upper 4 bits highlighted. A similar action occurs for each of the registers resulting in the binary column having the affected bits highlighted by each selected menu drop down. In this way, the bit segments of the register can be identified for the menu items affecting the changes.

8) 🗉	±												Delta-Sigma ADC EvaluaTIon Software - ADS122C04
le	Device	Scripts Co	onsole										
ave Registe	Load er Map	Tools Additional • Interfaces • Application											User Guide Documentation
	)4 Register M	Лар		1									C Register Controls
dress	- Register Nam		Current	Default	7	6	5	4	3	2	1	0	-
	CONFIG0		0x00	0x00	0	0	0	0	0	0	0	0	
	CONFIG1		0x00	0x00	0	0	0	0	0	0	0	0	GAIN
	CONFIG2		0x00	0x00	0	0	0	0	0	0	0	0	PGA_EN PGA enabled (Gain = 1 to 128)
03	CONFIG3		0x00	0x00	0	0	0	0	0	0	0	0	
Pagie	ter Decode I	nformation											
-			the Cale C		DCA -	<b>D</b>			l al ac				
This reg	ister selects a	nput Channel Sele nalog input channels, Default Value: 0x00			PGA	Бура	ass -	Ad	dre	ss 0	x00		
		DC input selection ation: MSB 7 to L	_										

# Figure 7. ADS1x2C04 Input MUX Config 0 Register (ADS122C04 Shown)



	. ·													
e	Device	Scripts	Console	1										
			X											Datasheet
Save	Load	Tools Addition	al Data											User B EZE Forum
-		<ul> <li>Interface</li> </ul>												Guide 😓 Collateral 🕶
Regist	er Map	Applicatio	on Clients											Documentation
DS122C	04 Register I	Мар											Register Controls	
ddress	Register Nan	ne	Current	Default	7	6	5	4	3	2	1	0	MUX	AINP and AINN shorted to (AVDD - AVSS)/2
0x00	CONFIG0		0xE0	0x00	1	1	1	0	0	0	0	0	GAIN	AINP = AIN0, AINN = AIN1
)x01	CONFIG1		0x00	0x00	0	0	0	0	0	0	0	0	DCA FN	AINP = AIN0, AINN = AIN2 AINP = AIN0, AINN = AIN3
0x02	CONFIG2		0x00	0x00	0	0	0	0	0	0	0	0	PGA_EN	AINP = AINO, AINN = AINO AINP = AIN1, AINN = AIN0
0x03	CONFIG3		0x00	0x00	0	0	0	0	0	0	0	0		AINP = AIN1, AINN = AIN2
														AINP = AIN1, AINN = AIN3
														AINP = AIN2, AINN = AIN3 AINP = AIN3, AINN = AIN2
														AINP = AINS, AINN = AIN2 AINP = AIN0, AINN = AVSS
														AINP = AIN1, AINN = AVSS
														AINP = AIN2, AINN = AVSS
														AINP = AIN3, AINN = AVSS
														(VREFP - VREFN)/4 monotor (PGA bypassed)
								Inact	tive [		lodifj	ying		
								Inact	tive [		lodifj	ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
								Inact	tive [	M	lodifj	ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
								Inact	tive [	M	lodifj	ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
								Inact	tive [	M	lodifj	ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
								Inact	tive [		lodifj	ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
								Inact	tive [		lodifj	ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
								Inact	tive [		lodifj	ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
								Inact	tive [	M	lodifj	ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
								Inact	tive [	M	lodifj	ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
								Inact	tive [	M	lodifj	ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
								Inact	tive [	M	(lodif)	ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
•) Regi	ster Decode 1	Information						Inact	tive [		lodifj	ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
CONF	IG0 : ADC I	Input Channel Se			nd PGA	. Вуј						ving		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
CONF This re	IGO : ADC I gister selects o		s, gain and bypass		nd PGA	. Вуј						ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
CONF This re Curren	IGO : ADC I gister selects o t Value: 0xE0 MUX - A	Input Channel Se analog input channe Default Value: 0x00 ADC input selection	's, gain and bypass )		nd PGA	Вур						ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
CONF This re	IGO : ADC I gister selects o t Value: 0xE0 MUX - A Field Loca	Input Channel Se analog input channel Default Value: 0x00 ADC input selection tation: MSB [7] to	's, gain and bypass )		nd PGA	. Вур						ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
CONF This re Curren	IGO : ADC I gister selects o t Value: 0xE0 MUX - A Field Loca Selects the	Input Channel Se analog input channe Default Value: 0x00 ADC input selection tation: MSB 7 to ADC input channels.	ls, gain and bypass ) LSB [4]	of the PGA.		Ву						ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
CONF This re Curren	IGO : ADC I gister selects o t Value: 0xE0 MUX - A Field Loca Selects the	Input Channel Se analog input channel Default Value: 0x00 ADC input selection tation: MSB [7] to	ls, gain and bypass ) LSB [4]	of the PGA.		Вур						ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)
CONF This re Curren	IGO : ADC I gister selects of t Value: 0xE0 W Field Lock Selects the Current S GAIN - F	Input Channel Se analog input channe Default Value: 0x00 ADC input selection tation: MSB 7 to ADC input channels.	ls, gain and bypass ) LSB [4] IP and AINN short	of the PGA.		Вур						ying		(VREFP - VREFN)/4 monotor (PGA bypassed) (AVDD - AVSS)/4 monotor (PGA bypassed)



#### 4.3.1 Data Collection

Data is collected through the GUI using the *Data Analysis* client which is accessed by clicking the corresponding *Data Analysis* icon in the upper left area in either the *Device* or *Scripts* tab. Details about data collection and saving collected data to a file are given in *Delta-Sigma ADC EvaluaTion Software User Manual*. In the lower right portion of the *Data Analysis* window is a voltage reference setting (*VRef*) that defaults to the value of the internal reference of the ADS1x2C04. The correct *VRef* value is important when displaying the *Time Domain* plot. There is also an input selection for the number of samples to collect. The default value is 2048 samples. When ready to collect data and display the results in the window, press the *Collect Data* button. The desired number of samples will be collected and displayed. The EVM will flash the D2 LED approximately once a second during the data collection as an indicator that conversion data are being collected.

Three views of the data are possible. The first view, Figure 9, is the *Data Inspector*. This view shows the result codes collected as either decimal or hex values. The result data can be saved to a file for later review or as import into another application.






Figure 9. Data Inspector

The second view is shown in Figure 10 and is the *Time Domain* plot of the data. The data displays in the window based on the selection from the drop-down menu. The options are *Volts* (*Input Referred*), *Volts*, and *Codes*. At the bottom of the display are statistic calculations of the collected data.




Figure 10. Time Domain

Along with the statistics information is the third view; the *Histogram* plot (Figure 11). The *Histogram* shows the distribution of the collected data based on the desired number of bins (*# Bins*) and the number of codes per bin (*# Codes/Bin*).






Figure 11. Histogram

The previous discussion pertains specifically to the ADC result data. In addition to the ADC data there is additional information that can be displayed depending on the settings in the *CONFIG2* register. When the conversion counter is enabled, the *Data Analysis* labels this information as *DSTATUS*. When the option for sending inverted conversion results is selected, the inverted count is labeled *USTATUS*. When either CRC or inverted conversion result is selected, the data integrity value is labeled as *CRC*. An example of the additional data are shown in Figure 12 and Figure 13. The result from the additional data must be manually determined from the *Data Inspector* view. The data for CRC or inverted conversion results will be meaningless for the *Time Domain* and *Histogram* views. TI recommends unchecking the boxes for *DSTATUSO*, *USTATUSO*, and *CRCO* boxes when viewing the *Time Domain* or *Histogram* plots.

Data Lo	ad					
s • File						
						]
Coun	t DSTATUS0	USTATUS0	ADC0	CRC0		<ul> <li>Ø Ø DSTATUS</li> </ul>
237	6F	90	00013D	FFFEC2		🛛 🔽 USTATUS
238	70	8F	000131	FFFECE		O ADCO
239	71	8E	000109	FFFEF6		
240	72	8D	0000B2	FFFF4D		O 🗹 CRCO
241	73	8C	000121	FFFEDE		
242	74	8B	0000ED	FFFF12		
243	75	8A	000117	FFFEE8		
243 244 245	76	89	00011F	FFFEEO		
245	77	88	0000F2	FFFF0D		
246	78	87	000146	FFFEB9		
247	79	86	000193	FFFE6C		
248	7A	85	00012E	FFFED1		
249	7B	84	000108	FFFEF7		EVM Parameter
250	7C	83	000149	FFFEB6		Clock (Hz)
251	7D	82	00015C	FFFEA3		1024000
252	7E	81	000150	FFFEAF		VRef (V)
253	7F	80	00010E	FFFEF1		2.048
254	80	7F	000120	FFFEDF		L
255	81	7E	0000D2	FFFF2D	=	
					•	Collect Data
					✓ Hex Data Display	256

Figure 12. Data Displayed as HEX Values



H		1					
ve Da	ita Load						
As •	File						
							1
	Count	DSTATUSO	USTATUSO	ADC0	CRC0		DSTATUS
	237	111	-112	317	-318		O 🔽 USTATUS
gra	238	112	-113	305	-306		O ADCO
2	239	113	-114	265	-266		
IIMe Domain	240	114	-115	178	-179		O ✓ CRC0
3	241	115	-116	289	-290		
Ĕ	242	116	-117	237	-238		
Ε	243	117	-118	279	-280		
mistogram	244	118	-119	287	-288		
ISIL	245	119	-120	242	-243		
	246	120	-121	326	-327		
	247	121	-122	403	-404		
	248	122	-123	302	-303		
	249	123	-124	264	-265		EVM Parameters
	250	124	-125	329	-330		Clock (Hz)
	251	125	-126	348	-349		1024000
	252	126	-127	336	-337		VRef (V)
	253	127	-128	270	-271		2.048
	254	-128	127	288	-289		·
	255	-127	126	210	-211	=	
						•	Collect Data
						Hex Data Display	256

Figure 13. Data Displayed as Decimal Values

All data sent to the *Data Analysis* are considered to be signed data. This means that when viewing the data as decimal numbers, the *Count* will jump from 127 to –128 due to numerical signing. When viewing the *Inverted* data, the bit value returned is the complement of the original data and can be easily observed in the *Hex Data Display* mode of the *Data Inspector* tab as displayed in Figure 12. However, due to signing of the decimal value, the inverted result appears as one less than the inverted decimal number of the original value. For example, if the original non-inverted decimal value is 125, the inverse of this number is –125. Subtract one count from the inverted value. The result is –126, which is the inverted value displayed in the *Data Analysis*. This behavior can actually be useful when analyzing large numbers as the original data and the inverted data will only be one count apart other than the sign itself. An example showing the inverted decimal values is shown in Figure 13.



#### 4.3.2 ADS1x2C04 Commands

The ADS1x2C04EVM commands are given in Table 8. These commands are available for use within the *Scripts* tab. For more information about using scripts, refer to the *Delta-Sigma ADC EvaluaTion Software User Manual* (SBAU260). Script usage as it applies to the ADS1x2C04EVM is further explained in Section 4.3.3.

Command	Description	Format
POWERDOWN	Enter a low power state	POWERDOWN
RESET	Software reset - forces device into a POR state	RESET
START	Start or restart (synchronize) conversions	START
RREG	Read <number> registers beginning at <address></address></number>	RREG <address> <number></number></address>
WREG	Write register <address> with <data></data></address>	WREG <address> <data></data></address>
RDATA	Read conversion result	RDATA
EVM Address Com	mands	
ADDRESSCHECK	Checks the I <sup>2</sup> C address for device communication	ADDRESSCHECK
ADDRESSSET	Sets the I <sup>2</sup> C address after successful communication with the device	ADDRESSSET <number></number>
Standard EVM Con	nmands	
COLLECT	Collect data by collecting a <number> of samples</number>	COLLECT <number></number>
COLLECTSTOP	End any data collection in progress	COLLECTSTOP
COMMANDLIST	Return the complete list of all available commands	COMMANDLIST
ID	Send EVM identification	ID
REGMAP	Return the current contents of the ADC register map	REGMAP

### 4.3.3 Using Scripts

There are a number of *Predefined* scripts found under the *Scripts* tab. Scripts are available for each of the sensor input configurations listed in <u>Section 5.1</u>. These *Predefined* scripts are meant to be a type of pseudo code describing the setup of registers and sequence of events for the various configurations.

Figure 14 demonstrates one of the *Predefined* scripts within the script window. Once loaded, the script will highlight the top entry. The script can *Run* through the entire script all at once, or can run *Step by step*. The same script can be run again by first clicking *Reset* to highlight the first step in the script. The *Predefined* scripts contain a description of the purpose of the script, and each element of the script describes the action contained in each step. A more detailed view of the script is shown in Figure 15. Each script element acts as pseudo code for showing the register configuration and program flow that can be used in an end-application.

The scripts can be edited and saved as *User*-defined scripts. Other scripting commands are given in Table 9 in addition to the commands for the EVM in Table 8.



k (戸 昭 ) = Device Scripts Console	Delta-Sigma ADC EvaluaTion Software - ADS122C04	
Consult     C	User Statscheet User Statscheet Guide Caleteral - Documentation	
Name 3-wire RTD		
cription This script uses a 3-wire RTD as sensor input connected to J6 pins 2, 3 and 5. High-side external reference u AIN2 and subtracted from initial measurement.	using REFP/REFN is used as the reference based on IDAC current of 250uA directed through REFP from IDAC 1. Measurement is made from AIN2 to AIN3 at PC	A gain of 4. Lead resistance can be calculated by measurement of AINO.
SE ST bit connected to kill pink 2.1 and 5 with common leads at 3 and 5 Auropers (PR1-2), (PR1-2) and (PA4)-3) must be installed with nome GG 00 64 ST bit connected to kill pink RFP/RFN lapue. St connect and pink RFP/RFN lapue. St Connected and pink RFN/RFN lapue. St Connected and pink RFN/RFN lapue. St Connected and pink RFN/RFN lapue. St Connected and pink RFN/RFN/RFN/RFN/RFN/RFN/RFN/RFN/RFN/RFN/	or. 305 In the down postation (to ,P4);	<ul> <li>Ran</li> <li>Step</li> <li>Rese</li> </ul>
kript Editing		
onnection established		
ing US8>> ID 22CM 5ac/2821017/0644743		

Figure 14. 3-Wire RTD Predefined Script



File D	levice	Scripts	Consol	e
Save Save	<ul> <li>● Import</li> <li>○ New     <li>Ø Rescan</li> <li>IO</li> </li></ul>	Predefined Available S	User Gcripts	Tools
Name	3-wire RTD			
Description		uses a 3-wire subtracted fro		
WREG 00 64	Ļ	J6 pins 2, 3 and		
Make sure RTD WREG 00 64 Use the inputs A WREG 01 02	l AIN2/AIN3, usir !	ng PGA of 4 and i		
Make sure RTD WREG 00 64 Use the inputs A	L AIN2/AIN3, usir Ce using the RE	ng PGA of 4 and i		
Make sure RTD WREG 00 64 Use the inputs A WREG 01 02 External referen WREG 02 04	L MN2/AIN3, usir ce using the RE L t output to 250 <b>)</b>	ng PGA of 4 and i EFP/REFN input DuA		
Make sure RTD WREG 00 64 Use the inputs A WREG 01 02 External referen WREG 02 04 Set IDAC curren WREG 03 AC	AIN2/AIN3, usir ce using the RE to utput to 250 ) outing to REFP	ng PGA of 4 and 1 EFP/REFN input DuA		

# Figure 15. 3-Wire RTD Script Detail

# Table 9. Special Scripting Commands

Command	Description	Format
DELAY	Delay <number> of milliseconds</number>	DELAY <number></number>
PAUSE	Pause execution of running script	PAUSE
COLLECT	Collect <number> samples of data</number>	COLLECT <number></number>
ANALYSIS	Open Data Analysis client to display data	ANALYSIS



### 5 EVM Hardware Details

#### 5.1 Analog Inputs

The analog inputs to the EVM can be connected at the terminal blocks located on the left side of the board (J6 and J7). At no time should an input voltage be applied that will exceed the absolute maximum input ratings of the ADS1x2C04 for the AVDD supply voltage being used. The only exception is when measuring an external voltage as discussed in Section 5.1.4. Various combinations for direct sensor input are provided for common sensor types used with the ADS1x2C04. However, sensor connections are not limited to the devices mentioned and many additional sensor types and combinations can also be connected to the ADS1x2C04.

In the following discussion, the various sensor connections are meant to show how those sensors can be connected and used with the ADS1x2C04. J6 allows for an RTD, thermocouple, or bridge sensor as well as voltage or current measurement. J7 is an external reference input only.

Five different sensor, or measurement types can be connected to J6. Table 10 demonstrates the various connections for each sensor type, the excitation source, and ADC measurement channels used. Thermocouple and RTDs are the primary sensor types. The simplified input diagrams contain some extra components that are not populated on the EVM. These devices relate to input protection such as diodes and fuses. The components are not installed on the EVM as the devices can add measurement error. However, the input protection devices are shown in the diagrams as an example of how input protection may be applied to prevent damage when excessive voltage is applied to the input.

Sensor		J6	Connect	ion		EXC <sup>(1)</sup>	Reference	Jumper and Switch	ADC Inputs	
	TB-1	TB-2	TB-3	TB-4	TB-5	Source		Settings	AINP	AINN
2-wire RTD		В			A	I	IDAC × R77	JP6, 1-2; JP9, 1-2; JP14, 2- 3; S5 to JP6 (down)	AIN0	AIN3
3-wire RTD		В	В		A	I	IDAC × R77	JP6, 1-2; JP9, 1-2; JP14, 2- 3; S5 to JP6 (down)	AIN2	AIN3
4-wire RTD		В	В	A	A	I	IDAC × R77	JP6, 1-2; JP9, 1-2; JP14, 2- 3; S5 to JP6 (down)	AIN1	AIN2
Thermocouple <sup>(2)</sup>			-	+			2.048-V internal	JP12 installed; JP13 1-2	AIN1	AIN2
Bridge	EXC -		-	+	EXC +	V	AVDD-AVSS reference MUX	JP6, 2-3; JP9, 1-2	AIN1	AIN2
Voltage	COM				+		2.5-V onboard	JP9, 2-3; JP10 installed, JP17, 1-2; S5 to VREF (up)	AIN0	AIN2
Current	COM	+					2.5-V onboard	JP14, 1-2, JP17, 1-2; S5 to VREF (up)	AIN3	AIN2

#### Table 10. J6 Sensor Connector Options

<sup>(1)</sup> *EXC Source* refers to the sensor excitation source.

(2) Thermocouple cold-junction can be measured by installing temperature sensor RT1 and using the 2-wire RTD configuration. See Table 12 for sensor part information. Bias for proper common-mode can be provided by installing JP12 and JP13, 1-2.

### 5.1.1 RTD Measurement Configurations

For RTD measurements, the EVM circuit is designed for PT100 sensors. The sensor circuit uses a highside ratiometric reference with a current source for excitation using REFP and a current of 250 µA. The excitation current creates a voltage across R77 that is used for the external REF inputs when S5 is in the down position pointing *to JP6*. The same reference current also excites the RTD for any RTD sensor type. To maintain a proper common-mode voltage when using PGA gain, return current from the RTD passes through R79. Resistor values for R77 and R79 can be changed as required, such as when using a PT1000 RTD. A connection diagram for a 3-wire RTD is shown in Figure 16. The same J6 terminal block is also used for 2-wire and 4-wire RTDs, but the input configuration is different for each RTD type. See Figure 17 for 2-wire connections and Figure 18 for 4-wire connections.



EVM Hardware Details

www.ti.com

Using the high-side reference as a single current source allows for a ratiometric measurement for all RTD sensor types. This is not the case for a low-side reference and a 3-wire RTD using two current sources. The second current source cancels lead resistance from the measurement, but also adds the noise of the current source to the low-side reference. For the 3-wire case, the RTD and low-side reference are not truly ratiometric. This differs from the high-side reference which still allows the cancellation of the lead resistance for 3-wire RTDs by measuring the voltage drop of just the lead resistance (AIN0 and AIN2) and then subtracting the measured voltage drop from the RTD measured voltage.

The measurement result will be the ratio of the RTD resistance to the reference resistance. The voltage drop across the RTD ( $V_{RTD}$ ) is equal to the value of one code (LSB) times the number of codes in the ADC result. The full-scale range is based on the reference voltage which is equal to R77 times the excitation current ( $I_{EXC}$ ).

 $Code_{LSB} = Full-Scale Range / Total Number of Codes = \pm V_{REF} / PGA / (2^{24} - 1) = 2 \times V_{REF} / PGA / (2^{24} - 1)$ (1)  $V_{RTD} = Code_{LSB} \times Result_{CODES} = (2 \times R77 \times I_{EXC} / PGA) / (2^{24} - 1) \times Result_{CODES} V$ (2)

V<sub>RTD</sub> is also equal to the resistance of the RTD times the excitation current.

$$V_{RTD} = R_{RTD} \times I_{EXC}$$

Equating Equation 2 to Equation 3 and solving for the RTD resistance ( $R_{RTD}$ ), the  $I_{EXC}$  term drops out of the equation and the RTD resistance  $R_{RTD}$  is found to be directly proportional to R77.

$$R_{RTD} = (2 \times R77 \times Result_{CODES} / PGA) / (2^{24} - 1)$$

The value of  $\text{Result}_{\text{CODES}}$  also includes the lead resistance. The codes returned from the lead resistance measurement,  $\text{Result}_{\text{LEADCODES}}$  can be subtracted from  $\text{Result}_{\text{CODES}}$  prior to the resistance calculation given in Equation 4.




Figure 16. Simplified 3-Wire RTD Input Diagram

(3)






Figure 17. Simplified 2-Wire RTD Input Diagram



EVM Hardware Details

www.ti.com





Figure 18. Simplified 4-Wire RTD Input Diagram

#### 5.1.2 Thermocouple Measurement Configuration

When connecting a thermocouple to J6, the junction of the thermocouple and the terminal block create a second thermocouple. The temperature effect of the undesired thermocouple needs to be removed from the total temperature calculation. Typically, this calculation is described as cold-junction compensation. The cold-junction temperature is measured by attaching an SMD RTD chip at RT1 (see Table 12 for device information) and calculating the cold-junction temperature from the RT1 resistance. Figure 19 is a connection diagram showing excitation of RT1 and the thermocouple input measurement channels.







The RTD resistance of RT1 is calculated using Equation 4. Another method to calculate the resistance is to first measure the voltage drop across RT1 ( $V_{RT1}$ ).  $V_{RT1}$  can be directly measured by the ADC and the resistance value of RT1 ( $R_{RT1}$ ) can be calculated by dividing the measured voltage for  $V_{RT1}$  by the excitation current  $I_{IDAC1}$ .

$$R_{RT1} = V_{RT1} / I_{IDAC1} \Omega$$

(5)

If the PT100 chip RTD is used for RT1, standard PT100 lookup tables can be used to determine the cold-junction temperature. The cold-junction temperature is used to determine the cold-junction voltage ( $V_{CJ}$ ) by using a reverse lookup table for the thermocouple type being used.

The temperature for the desired connected thermocouple at J6 is the addition of the voltages of the ADC measured thermocouple ( $V_{TC}$ ) and the cold-junction voltage ( $V_{CJ}$ ).

$$V_{ACTUAL} = V_{TC} + V_{CJ} V$$

(6)

The actual thermocouple temperature can be determined from the desired thermocouple-type lookup tables using  $V_{ACTUAL}$ . All thermocouple calculations can be accomplished using the polynomial equations for the thermocouple type being used instead of the lookup table.

### 5.1.3 Bridge Configuration

Bridge sensors, such as a load-cell, can be connected so that the excitation of the bridge is also used as the ADC reference. This arrangement allows for a ratiometric measurement limiting the affects of noise and drift in the conversion result. The bridge connection is shown in Figure 20.



EVM Hardware Details

www.ti.com




Figure 20. Simplified Bridge Input Diagram

When jumper JP6 is connected to the AVDD supply by connecting pins 2 and 3, AVDD becomes the source for excitation at J6 pin 5. The excitation return current to AGND is accomplished by connection to J6 pin 1. To keep the measurement ratiometric, the AVDD supply should be used as the reference for the ADC. This can be accomplished in the *VREF* reference MUX selection of the CONFIG1 register and selecting *Analog Supply (AVDD - AVSS) used as the reference* option.

As the measurement circuit is ratiometric, the output of the bridge will be proportional to the excitation. One type of bridge circuit is a strain gauge load-cell which is used in weight scales. A load-cell will have a sensitivity of a specific output voltage at full-rated capacity for each volt of excitation and is expressed as mV / V for full-scale output. The most common sensitivities range from 1 to 3 mV / V at the rated capacity of the load-cell. The desired result might be in resistance, weight, or pressure. However, the ADC output code result is related to a fraction of the reference voltage and because of this, bridge measurements are often confusing. A conversion to the desired result is required as the ADC does not measure any of the desired quantities directly.

As an example, the load-cell case will be used with a sensitivity of 2 mV / V and a full-scale capacity of 10 kg. The excitation and reference voltage is 5 V. The full-scale output voltage will be equal to the excitation voltage multiplied by the sensitivity.

$$V_{OUTPUT} = V_{EXC} \times V_{SENSITIVITY} = 5 V \times 2 mV / V = 10 mV$$

(7)

The full-scale range of the ADC is two times the reference voltage divided by the applied gain. As the output is very small, the maximum PGA gain can be applied.

$$V_{FS} = \pm (V_{REF} / PGA) = 2 \times V_{EXC} / PGA = 2 \times 5 V / 128 = 10 / 128 = 78.125 mV = \pm 39.0625 mV$$
 (8)

For this example, only about one-eighth of the total available full-scale range will be utilized. The impact of noise on the measurement must be carefully considered. Conversion noise will be a factor of the PGA and data rate settings. The conversion noise will directly impact the flicker-free scale resolution. A flicker-free or noise-free resolution occurs at the point where noise no longer affects the repeatability of the measurement. Repeatability can be calculated in a couple of different ways. One approach is to use the capacity of the load-cell times the noise (peak to peak) divided by the full-scale output at the rated capacity for the excitation being used. This approach gives a quick indication of the best case noise-free resolution of the measurement.

Texas

TRUMENTS

(9)

Repeatability = (Capacity ×  $V_{NOISEp-to-p}$ ) /  $V_{OUTPUT}$ 

Continuing the example using a PGA gain of 128, and data rate of 90 SPS, there may be typical noise of 850 nV, peak to peak. The repeatability can be calculated for the 10-kg capacity load-cell used.

Repeatability = 
$$(10 \text{ kg} \times 850 \text{ nV}) / 10 \text{ mV} = 850 \text{ mg}$$
 (10)

Repeatability is also the representation of the value of a single noise-free code (count). As proof, a similar analysis approach using noise-free counts will result in the same repeatability. The ADC result has a voltage relationship that directly relates to the reference voltage and applied gain. A single count (code) is a function of the full-scale range of the ADC divided by the total available codes. As an example, the 24-bit ADS122C04 is used for the following calculations.

$$V_{\text{CODE}} = V_{\text{FS}} / (2^{(24)} - 1) = 78.125 \text{ mV} / 16777215 = 4.66 \text{ nV}$$
(11)

The number of codes representing conversion noise is the noise voltage divided by the voltage value of one code.

$$Code_{NOISE} = V_{NOISED-10-D} / V_{CODE} = 850 \text{ nV} / 4.66 \text{ nV} = 182.5 \text{ codes}$$
 (12)

The number of noise codes can be easily converted to number of bits which equates to 7.512 bits of noise. The total number of noise-free bits equals the total number of ADC bits (24-bit resolution for the ADS122C04) less the noise bits. For the example, the noise-free bits total 16.487 bits. The number of noise-free counts for the capacity of the load-cell is equal to the total available counts for noise-free resolution times the ratio of the maximum output of the load-cell to the full-scale range.

Counts<sub>NOISE-FREE</sub> = 
$$2^{(16.487)} \times V_{OUTPUT} / V_{FS} = 91912 \times 10 \text{ mV} / 78.125 \text{ mV} = 11765 \text{ codes}$$
 (13)

Using the noise-free counts the repeatability will be equal to the capacity divided by the number of counts.

Repeatability = Capacity / Counts<sub>NOISE-FREE</sub> = 10 kg / 11765 = 850 mg (14)

As shown, the result of Equation 10 equates to Equation 14 and is proportional to the noise. The repeatability calculation is a best-case scenario based solely on the typical converter noise with shorted input. Any system noise, such as EMI / RFI, will degrade the repeatability further.

#### 5.1.4 Voltage and Current Measurement Configurations

Voltage measurements greater than AVDD and current measurements up to 24 mA can be made using J6. The possible input combinations are shown in Figure 21. Table 11 details the allowable input range for various configurations and analog supply voltages. The EVM uses a voltage divider (R61 and R62) so that up to 30 V can be applied when analog COM is connected to AGND (default EVM condition), installing JP10 and using 5-V AVDD as the reference voltage. Select the AVDD reference from the reference MUX option in the CONFIG1 register by selecting *Analog supply (AVDD - AVSS) used as the reference option*.

The bipolar voltage and current measurements require modification to the EVM. When analog COM is connected to VREF (JP18), the input range changes to  $\pm 15$  V to ensure the input remains within AVDD to AVSS. The measured voltage from the ADC must be converted to the proper input voltage value based on the scaling of the values of the resistor divider.

 $V_{\rm IN} = V_{\rm R62} \times (R61 + R62) / R62 = V_{\rm R62} \times (221 + 43.2) / 43.2 = V_{\rm R62} \times (264.2 / 43.2) V$ (15)

When voltage measurements are taken, JP9 must be connected to the voltage divider input by installing the jumper between pins 2 and 3. Also, JP10 must be installed to complete the current path to COM. JP13 must also have the jumper installed between pins 2 and 3 for connecting the analog COM to AIN2 as the AIN0 and AIN2 input combination is used for the measurement.

To make bipolar measurements, remove resistor R90 to disconnect COM from AGND. In addition, COM must now connect to VREF by adding a short between pins 1 and 2 of JP18. Make sure VREF is connected to the 2.5-V reference by installing the jumper at JP17 to 1 and 2. VREF can also be used as the reference source by setting S5 to the up position (VREF) and selecting the CONFIG1 register setting for the reference MUX to *External reference using the REFP and REFN inputs*.

Current measurement is a calculated measurement using the low-side shunt resistor R80 (100  $\Omega$ ). The voltage drop across this resistor is measured by the ADC and current is calculated from the voltage result divided by the value of R80. Jumper JP14 must have the jumper installed between pins 1 and 2 to complete the current path to analog COM. JP13 must also have the jumper installed between pins 2 and 3 for connecting the analog COM to AIN2 as the AIN3 and AIN2 input combination is used for the measurement.

$$I_{IN} = V_{IN} / R80 = V_{IN} / 100 A$$

(16)

#### EVM Hardware Details

Sensor	Sensor J6 Connection		AVDD (V)	COM (JP18)	ADC Inputs		
	TB-1	TB-2	TB-5			AINP	AINN
0–30 V (REF = 5 V)	+		-	5	AGND	AIN0	AIN2
0–20 V (REF = AVDD)	+		-	5 or 3.3	AGND	AIN0	AIN2
±15 V (REF = 2.5 V)	±		Common	5	VREF	AIN0	AIN2
0–24 mA (REF = 2.5 V)		+	-	5 or 3.3	AGND	AIN3	AIN2
±24 mA (REF = 2.5 V)		±	Common	5	VREF	AIN3	AIN2
±7 mA (REF = 2.5 V)		±	Common	5 or 3.3	VREF	AIN3	AIN2






Figure 21. Simplified Voltage and Current Input Diagram

# 5.2 Digital Inputs

Access the digital signals of the device using J3. The J3 header allows for the connection to a logic analyzer or when the EVM is used in a stand-alone configuration for connections to an external microprocessor or microcontroller.

If controlling the ADS1x2C04 with an external processor, power down the onboard TM4C1294NCPDT by placing a jumper on JP1. This can be accomplished by soldering a wire between the JP1 terminals or by installing a 2-pin, 0.1-in spaced header that has the pins shorted with a shorting block (see Table 3).



#### 5.3 ADC Reference

The reference of the ADC can be provided by using the internal reference of the ADS1x2C04, or by using the reference MUX selection in the CONFIG1 register to an external source. Reference MUX selections to external sources can be AVDD minus AVSS, or by the voltage source connected to the REFP and REFN inputs. Various external references to REFP and REFN are possible such as connecting an external reference source to J7, by using the onboard 2.5-V reference (U24), or by using the IDAC established reference through R77 on the EVM. External reference inputs are differential input pairs.

The IDAC reference using R77 is selected by switching S5 to the down position *to JP6*. This input pair is dedicated for use with the high-side reference for ratiometric RTD measurements, and is excited by using the ADC IDAC current sourced from REFP. The IDAC current source must make a complete circuit path to AVSS (analog ground) for current to flow through resistor R77, when used to establish the reference voltage.

Using the AVDD minus AVSS MUX selection is primarily used for making ratiometric bridge measurements or measuring large input voltages when using the voltage divider input circuit.

An external voltage can be routed to the REFP and REFN inputs through S5. When connecting an external voltage, S5 must be in the up position to VREF. The voltage applied to VREF can come from the externally-supplied voltage at J7 or can be supplied from the 2.5-V onboard reference (U24) on the EVM. JP17 with the jumper installed at pins 1 and 2 select the onboard reference, while JP17 pins 2 and 3 select the reference connected to J7. The simplified reference input diagram is shown in Figure 22.

The REFP and REFN inputs are a differential input pair. Except for the IDAC-created reference through R77, all other externally supplied reference voltages are analog ground referenced due to the R85 shorting resistor. R85 can be removed when applying voltages to J7, but there must be an analog ground reference for REFN when using the onboard reference.




Figure 22. Simplified External REF Input



#### EVM Hardware Details

### 5.4 Reset

Hardware reset the ADC by pressing S4. This is a whole-system reset which resets the microcontroller and will re-enumerate the Tiva, when released. If only a reset of the ADC is required, then use the *Reset* command.



# 6 Power Supply Connections – EVM and ADC

### 6.1 Powering the EVM

The EVM is only powered by the USB connection at J1.

#### 6.2 Powering the ADS1x2C04

The ADS1x2C04 analog supply is provided at the AVDD and AVSS connections. The digital section of the ADS1x2C04 requires a DVDD supply for the ADC core digital and digital interface.

#### 6.2.1 Analog Supply Configuration

The EVM is designed to be operated by using a unipolar supply. This means that AVSS is tied to analog ground and bipolar supply operation is unavailable on the EVM without modification and an externally supplied source. For AVDD, two possible voltage sources are available at jumper JP11. Achieving 3.3 V is possible when JP11 pins 2 and 3 are shorted and 5 V is possible by shorting JP11 pins 1 and 2 (default). Jumper JP16 can be used for direct current measurement of the AVDD current into the ADC by removing the jumper and connecting a DC current meter between the pins.

It is possible to change the analog supply configuration to a different voltage than what is supplied on the EVM. Using a different unipolar AVDD supply voltage, such as 2.5 V, JP16 can be used to supply the voltage by removing the jumper and attaching the externally supplied voltage to pin 2 of JP16. Make sure that the proper return path for the external supply is connected to one of the GND test points on the EVM. Using a bipolar supply is accomplished by connecting the positive voltage supply to JP16 pin 2, as stated previously. The negative voltage supply can be connected to TP20 after removing the R82 shorting resistor to GND. The bipolar supply common can be connected to one of the GND test points.

#### 6.2.2 Digital Supply

The digital supply has only one voltage source option of 3.3 V for DVDD. Jumper JP15 can be used for direct current measurement of the DVDD current into the ADC by removing the jumper and connecting a DC current meter between the pins.



### 7 ADS1x2C04 Bill of Materials, PCB Layouts, and Schematics

#### 7.1 Bill of Materials

**NOTE:** All components should be compliant with the *European Union Restriction on Use of Hazardous Substances* (RoHS) directive. Some part numbers may be either leaded or RoHS. Verify that purchased components are RoHS-compliant. (For more information about TI's position on RoHS compliance, see http://www.ti.com.)

Designator	Qty	Value	Description	Package Reference	Part Number	Manufacturer	Alternate Part Number	Alternate Manufacturer
!PCB1	1		Printed Circuit Board		PA034	Any		
C1, C21	2	2.2uF	CAP, CERM, 2.2 µF, 35 V, ± 10%, X5R, 0603	0603	GRM188R6YA225KA12D	Murata		
C2, C3, C4, C5, C6, C9, C11, C17, C18, C19, C20, C23, C24, C25, C26, C27, C28, C31 C36, C43, C70, C71	22	0.1uF	CAP, CERM, 0.1 μF, 25 V, ± 5%, X7R, 0603	0603	06033C104JAT2A	AVX		
C12, C13	2	6.8pF	CAP, CERM, 6.8 pF, 50 V, ± 4%, C0G/NP0, 0603	0603	06035A6R8CAT2A	AVX		
C14, C15	2	12pF	CAP, CERM, 12 pF, 50 V, ± 5%, C0G/NP0, 0603	0603	C0603C120J5GACTU	Kemet		
C22, C39, C40, C42, C45, C85, C86	7	1uF	CAP, CERM, 1 µF, 25 V, ± 10%, X7R, 0603	0603	GRM188R71E105KA12D	Murata		
C33	1	22uF	CAP, CERM, 22 µF, 16 V, ± 10%, X7R, 1210	1210	GRM32ER71C226KE18L	Murata		
C32, C34	2	10uF	CAP, CERM, 10 µF, 25 V, ± 10%, X7R, 1206_190	1206_190	C1206C106K3RACTU	Kemet		
C35	1	100pF	CAP, CERM, 100 pF, 25 V, ± 10%, X7R, 0603	0603	06033C101KAT2A	AVX		
C37	1	47uF	CAP, CERM, 47 µF, 16 V, ± 15%, X5R, 1206	1206	C3216X5R1C476M160AB	TDK		
C38, C74, C75, C76, C77	5	0.01uF	CAP, CERM, 0.01 µF, 50 V, ± 5%, C0G/NP0, 0603	0603	C1608NP01H103J080AA	TDK		
C41, C44	2	1000pF	CAP, CERM, 1000 pF, 100 V, ± 5%, X7R, 0603	0603	06031C102JAT2A	AVX		
C73. C78, C83	3	0.1uF	CAP, CERM, 0.1 µF, 16 V, +/- 5%, X7R, 0603	0603	0603YC104JAT2A	AVX		
C79, C80, C81, C82	4	1000pF	CAP, CERM, 1000 pF, 50 V, +/- 5%, C0G/NP0, 0603	0603	06031C102JAT2A	AVX		
C84	1	10uF	CAP, CERM, 10 µF, 25 V, ± 20%, X5R, 0603	0603	GRM188R61E106MA73D	Murata		
D1, D2, D4	3	Green	LED, Green, SMD	LED_0603	LTST-C191TGKT	Lite-On		
D3	1	Red	LED, Red, SMD	LED_0603	LTST-C191KRKT	Lite-On		
D9	1	5.6V	Diode, Zener, 5.6 V, 5 W, SMB	SMB	SMBJ5339B-TP	Micro Commercial Components		
H1, H2, H3, H4	4		Bumpon, Cylindrical, 0.312 X 0.200, Black	Black Bumpon	SJ61A1	3M		
J1	1		Connector, Receptacle, Micro-USB Type B, R/A, Bottom Mount SMT	7.5x2.45x5mm	0473460001	Molex		
J6	1		Terminal Block, 3.5mm Pitch, 5x1, TH	17.5x8.2x6.5mm	ED555/5DS	On-Shore Technology		
J7	1		Terminal Block, 3.5mm Pitch, 2x1, TH	7.0x8.2x6.5mm	ED555/2DS	On-Shore Technology		
JP10, JP12, JP15, JP16	4		Header, 2mm, 2x1, Tin, TH	Header, 2mm, 2x1	TMM-102-01-T-S	Samtec		
JP6, JP9, JP11, JP13, JP14, JP17	6		Header, 2mm, 3x1, Tin, TH	Header, 2mm, 3x1	TMM-103-01-T-S	Samtec		
L1	1	1uH	Inductor, Wirewound, Ferrite, 1 µH, 2.05 A, 0.045 ohm, SMD	1210	LQH32PN1R0NN0	Murata		

#### Table 12. ADS1x2C04 EVM Bill of Materials



# Table 12. ADS1x2C04 EVM Bill of Materials (continued)

Designator	Qty	Value	Description	Package Reference	Part Number	Manufacturer	Alternate Part Number	Alternate Manufacturer
R1, R4, R7, R12	4	10.0k	RES, 10.0 k, 1%, 0.1 W, 0603	0603	CRCW060310K0FKEA	Vishay-Dale		
R2, R25, R26, R27, R39, R65, R66	7	1.00k	RES, 1.00 k, 1%, 0.1 W, 0603	0603	CRCW06031K00FKEA	Vishay-Dale		
R3	1	8.06k	RES, 8.06 k, 1%, 0.1 W, 0603	0603	CRCW06038K06FKEA	Vishay-Dale		
R8, R11	2	100	RES, 100, 1%, 0.1 W, 0603	0603	CRCW0603100RFKEA	Vishay-Dale		
R13	1	1.00Meg	RES, 1.00 M, 1%, 0.1 W, 0603	0603	CRCW06031M00FKEA	Vishay-Dale		
R14	1	4.87k	RES, 4.87 k, 1%, 0.1 W, 0603	0603	CRCW06034K87FKEA	Vishay-Dale		
R15	1	2.00k	RES, 2.00 k, 1%, 0.1 W, 0603	0603	CRCW06032K00FKEA	Vishay-Dale		
R16, R23, R24, R33, R36, R57, R60, R64, R67, R81, R82, R83, R84, R85, R90	15	0	RES, 0, 5%, 0.1 W, 0603	0603	CRCW06030000Z0EA	Vishay-Dale		
R17	1	51	RES, 51, 5%, 0.1 W, 0603	0603	CRCW060351R0JNEA	Vishay-Dale		
R20, R21, R29	3	100k	RES, 100 k, 1%, 0.1 W, 0603	0603	CRCW0603100KFKEA	Vishay-Dale		
R28	1	0.1	RES, 0.1, 1%, 0.1 W, 0603	0603	ERJ-L03KF10CV	Panasonic		
R30	1	20.0k	RES, 20.0 k, 1%, 0.1 W, 0603	0603	RC0603FR-0720KL	Yageo America		
R31	1	768k	RES, 768 k, 1%, 0.1 W, 0603	0603	RC0603FR-07768KL	Yageo America		
R32	1	215k	RES, 215 k, 1%, 0.1 W, 0603	0603	RC0603FR-07215KL	Yageo America		
R61	1	221k	RES, 221 k, 0.1%, 0.1 W, 0603	0603	RG1608P-2213-B-T5	Susumu Co Ltd		
R62	1	43.2k	RES, 43.2 k, 0.1%, 0.1 W, 0603	0603	RG1608P-4322-B-T5	Susumu Co Ltd		
R63, R74	2	10.0Meg	RES, 10.0 M, 1%, 0.1 W, 0603	0603	CRCW060310M0FKEA	Vishay-Dale		
R68, R70 R72, R75, R87, R88	6	4.70k	RES, 4.70 k, 1%, 0.5 W, AEC-Q200 Grade 0, 0805	0805	ERJ-P06F4701V	Panasonic		
R73, R76	2	47	RES, 47, 5%, 0.1 W, 0603	0603	CRCW060347R0JNEA	Vishay-Dale		
R77, R78	2	4.70k	RES, 4.70 k, 0.1%, 0.4 W, AEC-Q200 Grade 0, 1206	1206	RTAN1206BKE4K70	Stackpole Electronics Inc		
R79	1	3.40k	RES, 3.40 k, 1%, 0.5 W, AEC-Q200 Grade 0, 0805	0805	CRCW08053K40FKEAHP	Vishay-Dale		
R80	1	100	RES, 100, 0.1%, 1 W, AEC-Q200 Grade 0, 1206	1206	HRG3216P-1000-B-T1	Susumu Co Ltd		
R86	1	1.10	RES, 1.10, 1%, 0.1 W, 0603	0603	CRCW06031R10FKEA	Vishay-Dale		
R89	1	150	RES, 150, 1%, 0.1 W, 0603	0603	CRCW0603150RFKEA	Vishay-Dale		
R91, R92, R93, R94	4	0	RES, 0, 5%, 0.25 W, 1206	1206	RC1206JR-070RL	Yageo America		
S2, S4	2		Switch, Tactile, SPST-NO, 0.05A, 12V, SMT	Switch, 4.4x2x2.9 mm	TL1015AF160QG	E-Switch		
S5	1		SLIDE SWITCH DPDT .1A, SMT	SWITCH, 5.4x2.5x3.9mm	CAS-220TA	Copal Electronics		
SH-JP6, SH-JP9, SH-JP10, SH-J11, SH-JP12, SH-JP13, SH-JP14, SH-JP15, SH- JP16, SH-JP17	10	1x2	Shunt, 2mm, Gold plated, Black	2mm Shunt, Closed Top	2SN-BK-G	Samtec		
TP6, TP8, TP9, TP21, TP22	5	Double	Terminal, Turret, TH, Double	Keystone1573-2	1573-2	Keystone		
J1	1		Tiva C Series Microcontroller, PDT0128A	PDT0128A	TM4C1294NCPDTI3R	Texas Instruments	TM4C1294NCPDTI3	Texas Instruments
U2	1		Highly Integrated Full Featured Hi-Speed USB 2.0 ULPI Transceiver, QFN-32	5x5 QFN-32	USB3320C-EZK	Microchip		
U3	1		High-Speed USB 2.0 (480 Mbps) 1:2 Multiplexer / Demultiplexer Switch with Single Enable, 6 ohm RON, 2.5 to 3.3V, -40 to 85 deg C, 10-Pin UQFN (RSE), Green (RoHS & no Sb/Br)	RSE0010A	TS3USB221ERSER	Texas Instruments	Equivalent	Texas Instruments



Designator	Qty	Value	Description	Package Reference	Part Number	Manufacturer	Alternate Part Number	Alternate Manufacturer
U4	1		USB ESD Solution with Power Clamp, 4 Channels, -40 to +85 deg C, 6-pin SON (DRY), Green (RoHS & no Sb/Br)	DRY0006A	TPD4S012DRYR	Texas Instruments	Equivalent	Texas Instruments
U6, U7	2		8-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR FOR OPEN-DRAIN AND PUSH-PULL APPLICATIONS, RGY0020A	RGY0020A	TXS0108ERGYR	Texas Instruments		Texas Instruments
U9	1		Dual Inverter Buffer/Driver With Open-Drain Outputs, DCK0006A	DCK0006A	SN74LVC2G06DCKR	Texas Instruments		Texas Instruments
U10	1		Single Inverter Buffer/Driver With Open-Drain Output, DCK0005A	DCK0005A	SN74LVC1G06DCKR	Texas Instruments	SN74LVC1G06DCKT	Texas Instruments
U11	1		TINY 1.5-A BOOST CONVERTER WITH ADJUSTABLE INPUT CURRENT LIMIT, DSG0008A	DSG0008A	TPS61252DSGR	Texas Instruments	TPS61252DSGT	Texas Instruments
U12	1		36-V, 1-A, 4.17-uVRMS, RF LDO Voltage Regulator, RGW0020A	RGW0020A	TPS7A4700RGWR	Texas Instruments	TPS7A4700RGWT	Texas Instruments
U13	1		Single Output High PSRR LDO, 150 mA, Fixed 1.8 V Output, 2.5 to 6.5 V Input, with Low IQ, 5-pin SC70 (DCK), -40 to 85 deg C, Green (RoHS & no Sb/Br)	DCK0005A	TPS71718DCKR	Texas Instruments	Equivalent	Texas Instruments
U14	1		3-Pin Voltage Supervisors with Active-Low, Open-Drain Reset, DBZ0003A	DBZ0003A	TLV803MDBZR	Texas Instruments	TLV803MDBZT	Texas Instruments
U15	1		1-A Low-Dropout Regulator With Reverse Current Protection, DRV0006A	DRV0006A	TPS73733DRVR	Texas Instruments	TPS73733DRVT	Texas Instruments
U23	1		Low-Power, Low-Noise, Highly-Integrated, 4-Channel, 24-Bit (16-bit), Delta-Sigma Analog-to-Digital Converter (ADC) with Programmable Gain Amplifier (PGA) and Voltage Reference, PW0016A	PW0016A	ADS122C04IPWR	Texas Instruments	ADS122C04IPW	Texas Instruments
U24	1		Low Noise, Very Low Drift, Precision Voltage Reference, -40 to 125 deg C, 8-pin MSOP(DGK), Green (RoHS & no Sb/Br)	DGK0008A	REF5025AIDGKR	Texas Instruments	Equivalent	Texas Instruments
Y1	1		CRYSTAL, 32.768KHZ, 7PF, SMD	1.5x1.4x6.7mm	SSPT7F-7PF20-R	Seiko Instruments		
Y2	1		Crystal, 25 MHz, 18 pF, SMD	ABM3	ABM3-25.000MHZ-D2Y-T	Abracon Corporation		
C7	0	10uF	CAP, CERM, 10 µF, 25 V, ± 20%, X5R, 0603	0603	GRM188R61E106MA73D	Murata		
C8, C10, C16, C29, C30, C47, C56, C57, C61, C67	0	0.1uF	CAP, CERM, 0.1 µF, 25 V, ± 5%, X7R, 0603	0603	06033C104JAT2A	AVX		
C46, C48, C50, C52, C53, C55, C63, C64, C66	0	10uF	CAP, CERM, 10 $\mu F,$ 35 V, $\pm$ 10%, X7R, 1206	1206	GMK316AB7106KL	Taiyo Yuden		
C49, C54, C58, C65, C69	0	0.01uF	CAP, CERM, 0.01 µF, 25 V, ± 10%, X7R, 0603	0603	GRM188R71E103KA01D	Murata		
C51	0	1uF	CAP, CERM, 1 µF, 25 V, ± 10%, X7R, 0603	0603	GRM188R71E105KA12D	Murata		
C59	0	1100pF	CAP, CERM, 1100 pF, 50 V, ± 5%, C0G/NP0, 0603	0603	GRM1885C1H112JA01D	Murata		
C60	0	0.22uF	CAP, CERM, 0.22 µF, 25 V, ± 10%, X5R, 0603	0603	06033D224KAT2A	AVX		
C62	0	10pF	CAP, CERM, 10 pF, 50 V, ± 5%, C0G/NP0, 0603	0603	06035A100JAT2A	AVX		
C68	0	4700pF	CAP, CERM, 4700 pF, 100 V, ± 10%, X7R, 0603	0603	06031C472KAT2A	AVX		
C72	0	0.01uF	CAP, CERM, 0.01 µF, 25 V, ± 5%, C0G/NP0, 0603	0603	C0603H103J3GACTU	Kemet		
D5	0	12V	Diode, TVS, Uni, 12 V, 600 W, SMB	SMB	SMBJ12A-13-F	Diodes Inc.		
D6	0	Green	LED, Green, SMD	LED_0603	LTST-C191TGKT	Lite-On		
D7	0	20V	Diode, Schottky, 20 V, 1 A, SOD-123F	SOD-123F	PMEG2010AEH,115	NXP Semiconductor		
D8	0	20V	Diode, Schottky, 20 V, 1.1 A, DO-219AB	DO-219AB	SL02-GS08	Vishay-Semiconductor		
D10, D11	0	5.6V	Diode, Zener, 5.6 V, 5 W, SMB	SMB	SMBJ5339B-TP	Micro Commercial Components		



# ADS1x2C04 Bill of Materials, PCB Layouts, and Schematics

# Table 12. ADS1x2C04 EVM Bill of Materials (continued)

Designator	Qty	Value	Description	Package Reference	Part Number	Manufacturer	Alternate Part Number	Alternate Manufacturer
F1	0		Fuse, 2 A, 125 V, SMD	SMD, 2-Leads, Body 9.73x5.03mm	0154002.DRT	Littelfuse		
J2	0		Header, 100mil, 7x1, Gold, TH	7x1 Header	TSW-107-07-G-S	Samtec		
J3	0		Header, 2.54 mm, 28x2, Gold, TH	Header, 2.54 mm, 28x2, TH	TSW-128-07-S-D	Samtec		
J4	0		Terminal Block, 6A, 3.5mm Pitch, 2-Pos, TH	7.0x8.2x6.5mm	ED555/2DS	On-Shore Technology		
J5	0		Connector, DC Jack 2.1X5.5 mm, TH	POWER JACK, 14.4x11x9mm	PJ-102A	CUI Inc.		
JP1, JP2, JP5	0		Header, 100mil, 2x1, Gold, TH	2x1 Header	TSW-102-07-G-S	Samtec		
JP3, JP4	0		Header, 100mil, 3x1, Gold, SMT	Samtec_TSM-103-01-X-SV	TSM-103-01-L-SV	Samtec		
JP7, JP8	0		Header, 100mil, 3x1, Gold, SMT	Header, 2mm, 4x2, TH	TMM-104-01-T-D	Samtec		
JP18	0		Header, 2mm, 4x2, Tin, TH	Header, 2mm, 3x1	TMM-103-01-T-S	Samtec		
L2	0	3.3uH	Inductor, Shielded Drum Core, Ferrite, 3.3 µH, 1.5 A, 0.033 ohm, SMD	CDPH4D19F	CDPH4D19FNP-3R3MC	Sumida		
L3	0	10uH	Inductor, Shielded Drum Core, Ferrite, 10 $\mu H,$ 1.2 A, 0.124 ohm, SMD	CDRH5D18	CDRH5D18NP-100NC	Sumida		
R5, R9, R18, R19, R40, R54	0	10.0k	RES, 10.0 k, 1%, 0.1 W, 0603	0603	CRCW060310K0FKEA	Vishay-Dale		
R6, R10	0	100	RES, 100, 1%, 0.1 W, 0603	0603	CRCW0603100RFKEA	Vishay-Dale		
R22, R52	0	100k	RES, 100 k, 1%, 0.1 W, 0603	0603	CRCW0603100KFKEA	Vishay-Dale		
R34, R35, R37, R38, R55, R56, R58, R59, R69, R71	0	0	RES, 0, 5%, 0.1 W, 0603	0603	CRCW06030000Z0EA	Vishay-Dale		
R41	0	9.31k	RES, 9.31 k, 1%, 0.1 W, 0603	0603	CRCW06039K31FKEA	Vishay-Dale		
R42	0	3.01k	RES, 3.01 k, 1%, 0.1 W, 0603	0603	CRCW06033K01FKEA	Vishay-Dale		
R43	0	1k	RES, 1.00 k, 1%, 0.1 W, 0603	0603	CRCW06031K00FKEA	Vishay-Dale		
R44	0	51.1k	RES, 51.1 k, 1%, 0.1 W, 0603	0603	CRCW060351K1FKEA	Vishay-Dale		
R45	0	158k	RES, 158 k, 1%, 0.1 W, 0603	0603	CRCW0603158KFKEA	Vishay-Dale		
R46	0	15.0k	RES, 15.0 k, 1%, 0.1 W, 0603	0603	CRCW060315K0FKEA	Vishay-Dale		
R47	0	453k	RES, 453 k, 1%, 0.1 W, 0603	0603	CRCW0603453KFKEA	Vishay-Dale		
R48	0	49.9k	RES, 49.9 k, 1%, 0.1 W, 0603	0603	CRCW060349K9FKEA	Vishay-Dale		
R49	0	10.0	RES, 10.0, 1%, 0.1 W, 0603	0603	CRCW060310R0FKEA	Vishay-Dale		
R50	0	121k	RES, 121 k, 1%, 0.1 W, 0603	0603	CRCW0603121KFKEA	Vishay-Dale		
R51	0	1.30Meg	RES, 1.30 M, 1%, 0.1 W, 0603	0603	CRCW06031M30FKEA	Vishay-Dale		
R53	0	93.1k	RES, 93.1 k, 1%, 0.1 W, 0603	0603	CRCW060393K1FKEA	Vishay-Dale		
RT1	0	100 ohm	Temperature Sensor, 100 ohm, 1%, 1206	1206	PTS120601B100RP100	Vishay/Beyschlag		
S1, S3	0		Switch, Tactile, SPST-NO, 0.05A, 12V, SMT	Switch, 4.4x2x2.9 mm	TL1015AF160QG	E-Switch		
SH-JP1, SH-JP2, SH-JP3, SH-JP4, SH-JP5	0	1x2	Shunt, 100mil, Gold plated, Black	Shunt	969102-0000-DA	ЗМ	SNT-100-BK-G	Samtec
SH-JP7, SH-JP8, SH-JP18	0	1x2	Shunt, 2mm, Gold plated, Black	2mm Shunt, Closed Top	2SN-BK-G	Samtec		
TP7	0	Double	Terminal, Turret, TH, Double	Keystone1573-2	1573-2	Keystone		
TP20	0		Test Point, Miniature, Black, TH	Black Miniature Testpoint	5001	Keystone		
TP23	0	Blue	Test Point, Miniature, Blue, TH	Blue Miniature Testpoint	5117	Keystone		
U5	0		256K I2C™ CMOS Serial EEPROM, TSSOP-8	TSSOP-8	24AA256-I/ST	Microchip	1	



Designator	Qty	Value	Description	Package Reference	Part Number	Manufacturer	Alternate Part Number	Alternate Manufacturer
U8	0		8-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR FOR OPEN-DRAIN AND PUSH-PULL APPLICATIONS, RGY0020A	RGY0020A	TXS0108ERGYR	Texas Instruments		Texas Instruments
U16	0		1.5-A LOW-NOISE FAST-TRANSIENT-RESPONSE LOW- DROPOUT REGULATOR, DCQ0006A	DCQ0006A	TL1963ADCQR	Texas Instruments	TL1963ADCQT	Texas Instruments
U17	0		3-PIN VOLTAGE SUPERVISORS, DBV0003A	DBV0003A	TPS3809I50QDBVRQ1	Texas Instruments		Texas Instruments
U18	0		Single Inverter Buffer/Driver With Open-Drain Output, DCK0005A	DCK0005A	SN74LVC1G06DCKR	Texas Instruments	SN74LVC1G06DCKT	Texas Instruments
U19	0		Step-Up DC-DC Converter with Forced PWM Mode, 2.3 to 6 V, -40 to 105 deg C, 8-pin SOP (PW8), Green (RoHS & no Sb/Br)	PW0008A	TPS61085TPWR	Texas Instruments	Equivalent	Texas Instruments
U20	0		Single Output High PSRR LDO, 150 mA, Adjustable 1.2 to 33 V Output, 3 to 36 V Input, with Ultra-Low Noise, 8-pin MSOP (DGN), -40 to 125 deg C, Green (RoHS & no Sb/Br)	DGN0008D	TPS7A4901DGNR	Texas Instruments	Equivalent	Texas Instruments
U21	0		DC-DC INVERTER, DRC0010J	DRC0010J	TPS63700DRCR	Texas Instruments	TPS63700DRCT	Texas Instruments
U22	0		Single Output High PSRR LDO, 200 mA, Adjustable -1.18 to -33 V Output, -3 to -36 V Input, with Ultra-Low Noise, 8-pin MSOP (DGN), -40 to 125 deg C, Green (RoHS & no Sb/Br)	DGN0008D	TPS7A3001DGNR	Texas Instruments	Equivalent	Texas Instruments
	Notes:	Unless oth	erwise noted in the Alternate Part Number or Alternate Manufactu	irer columns, all parts may be	substituted with equivalents.			-1



# 7.2 PCB Layouts

www.ti.com

Figure 23 and Figure 28 illustrate the PCB layouts.




Figure 23. Top Silkscreen




Figure 24. Top Layer (Positive)






Figure 25. Ground Layer (Negative)




Figure 26. Power Layer (Negative)






Figure 27. Bottom Layer (Positive)





Figure 28. Bottom Silkscreen



# 7.3 Schematic

Figure 29 through Figure 34 illustrate the EVM schematics.



# Figure 29. ADS1x2C04EVM ADC Schematic





ADS1x2C04 Bill of Materials, PCB Layouts, and Schematics





Figure 30. ADS1x2C04EVM Controller Schematic



## ADS1x2C04 Bill of Materials, PCB Layouts, and Schematics



# Figure 31. ADS1x2C04EVM Controller Power Schematic






Figure 32. ADS1x2C04EVM Digital Header Schematic



# ADS1x2C04 Bill of Materials, PCB Layouts, and Schematics





Figure 33. ADS1x2C04EVM Power USB Schematic







# STANDARD TERMS FOR EVALUATION MODULES

- 1. Delivery: TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or documentation which may be provided together or separately (collectively, an "EVM" or "EVMs") to the User ("User") in accordance with the terms set forth herein. User's acceptance of the EVM is expressly subject to the following terms.
  - 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms that accompany such Software
  - 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.
- 2 Limited Warranty and Related Remedies/Disclaimers:
  - 2.1 These terms do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
  - 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for a nonconforming EVM if (a) the nonconformity was caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI, (b) the nonconformity resulted from User's design, specifications or instructions for such EVMs or improper system design, or (c) User has not paid on time. Testing and other quality control techniques are used to the extent TI deems necessary. TI does not test all parameters of each EVM. User's claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects in the EVMs within ten (10) business days after delivery, or of any hidden defects with ten (10) business days after the defect has been detected.
  - 2.3 TI's sole liability shall be at its option to repair or replace EVMs that fail to conform to the warranty set forth above, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.
- 3 Regulatory Notices:

3.1 United States

3.1.1 Notice applicable to EVMs not FCC-Approved:

**FCC NOTICE:** This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:

## CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

### FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

### FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

#### 3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210 or RSS-247

### **Concerning EVMs Including Radio Transmitters:**

This device complies with Industry Canada license-exempt RSSs. Operation is subject to the following two conditions:

(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

#### Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

#### **Concerning EVMs Including Detachable Antennas:**

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

#### Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur

- 3.3 Japan
  - 3.3.1 Notice for EVMs delivered in Japan: Please see http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_01.page 日本国内に 輸入される評価用キット、ボードについては、次のところをご覧ください。 http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_01.page
  - 3.3.2 Notice for Users of EVMs Considered "Radio Frequency Products" in Japan: EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required to follow the instructions set forth by Radio Law of Japan, which includes, but is not limited to, the instructions below with respect to EVMs (which for the avoidance of doubt are stated strictly for convenience and should be verified by User):

- 1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
- 2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
- 3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】開発キットの中には技術基準適合証明を受けて いないものがあります。 技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの 措置を取っていただく必要がありますのでご注意ください。

- 1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用 いただく。
- 2. 実験局の免許を取得後ご使用いただく。
- 3. 技術基準適合証明を取得後ご使用いただく。
- なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。 上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・イ

ンスツルメンツ株式会社

東京都新宿区西新宿6丁目24番1号

西新宿三井ビル

- 3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_02.page 電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_02.page
- 3.4 European Union
  - 3.4.1 For EVMs subject to EU Directive 2014/30/EU (Electromagnetic Compatibility Directive):

This is a class A product intended for use in environments other than domestic environments that are connected to a low-voltage power-supply network that supplies buildings used for domestic purposes. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

- 4 EVM Use Restrictions and Warnings:
  - 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
  - 4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.
  - 4.3 Safety-Related Warnings and Restrictions:
    - 4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.
    - 4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.
  - 4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.
- Accuracy of Information: To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.

### 6. Disclaimers:

- 6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY MATERIALS PROVIDED WITH THE EVM (INCLUDING, BUT NOT LIMITED TO, REFERENCE DESIGNS AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY EPIDEMIC FAILURE WARRANTY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
- 6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT, REGARDLESS OF WHEN MADE, CONCEIVED OR ACQUIRED.
- 7. USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS. USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.
- 8. Limitations on Damages and Liability:
  - 8.1 General Limitations. IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS OR THE USE OF THE EVMS, REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN TWELVE (12) MONTHS AFTER THE EVENT THAT GAVE RISE TO THE CAUSE OF ACTION HAS OCCURRED.
  - 8.2 Specific Limitations. IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY USE OF AN EVM PROVIDED HEREUNDER, INCLUDING FROM ANY WARRANTY, INDEMITY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS, EXCEED THE TOTAL AMOUNT PAID TO TI BY USER FOR THE PARTICULAR EVM(S) AT ISSUE DURING THE PRIOR TWELVE (12) MONTHS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT.
- 9. Return Policy. Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.
- 10. Governing Law: These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated

# IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated