This user’s guide describes the operational use of the MLTLDO2EVM-037 evaluation module (EVM) as a reference design for engineering demonstration and evaluation of linear regulators. The EVM is specifically designed for linear regulators which are packaged in the DDA, DCY, 3-pin KVU and 5-pin KVU packages. Included in this user’s guide are setup and operating instructions, thermal and layout guidelines, a printed circuit board (PCB) layout, a schematic diagram, and a bill of materials (BOM).
# Contents

2. Introduction ................................................................................................................... 4  
3. PCB Layout .................................................................................................................. 13  
4. Schematic .................................................................................................................... 16  
5. Bill of Materials .......................................................................................................... 20  

## List of Figures

1. Assembly Layer ............................................................................................................ 13  
2. Top Layer Routing ....................................................................................................... 13  
3. First Middle Layer ........................................................................................................ 14  
4. Second Middle Layer .................................................................................................. 14  
5. Bottom Layer Routing ................................................................................................ 15  
6. Generic DCY Package Schematic ............................................................................... 16  
7. Generic DDA Package Schematic ............................................................................... 17  
8. Generic 3-pin KVU Package Schematic ...................................................................... 18  
9. Generic 5-pin KVU Package Schematic ...................................................................... 19  

## List of Tables

1. MLTLDO2EVM-037 BOM ................................................................................................ 20  

## Trademarks

All trademarks are the property of their respective owners.
Always follow TI’s setup and application instructions, including use of all interface components within their recommended electrical rated voltage and power limits. Always use electrical safety precautions to help ensure your personal safety and those working around you. Contact TI’s Product Information Center http://support.ti.com for further information.

Save all warnings and instructions for future reference.

The term TI HV EVM refers to an electronic device typically provided as an open framed, unenclosed printed circuit board assembly. It is intended strictly for use in development laboratory environments, solely for qualified professional users having training, expertise and knowledge of electrical safety risks in development and application of high voltage electrical circuits. Any other use and/or application are strictly prohibited by Texas Instruments. If you are not suitable qualified, you should immediately stop from further use of the HV EVM.

1. Work Area Safety
   a. Keep work area clean and orderly.
   b. Qualified observer(s) must be present anytime circuits are energized.
   c. Effective barriers and signage must be present in the area where the TI HV EVM and its interface electronics are energized, indicating operation of accessible high voltages may be present, for the purpose of protecting inadvertent access.
   d. All interface circuits, power supplies, evaluation modules, instruments, meters, scopes and other related apparatus used in a development environment exceeding 50Vrms/75VDC must be electrically located within a protected Emergency Power Off EPO protected power strip.
   e. Use stable and nonconductive work surface.
   f. Use adequately insulated clamps and wires to attach measurement probes and instruments. No freehand testing whenever possible.

2. Electrical Safety
   As a precautionary measure, it is always a good engineering practice to assume that the entire EVM may have fully accessible and active high voltages.
   a. De-energize the TI HV EVM and all its inputs, outputs and electrical loads before performing any electrical or other diagnostic measurements. Revalidate that TI HV EVM power has been safely de-energized.
   b. With the EVM confirmed de-energized, proceed with required electrical circuit configurations, wiring, measurement equipment connection, and other application needs, while still assuming the EVM circuit and measuring instruments are electrically live.
   c. After EVM readiness is complete, energize the EVM as intended.

WARNING

While the EVM is energized, never touch the EVM or its electrical circuits, as they could be at high voltages capable of causing electrical shock hazard.
3. Personal Safety
   a. Wear personal protective equipment (for example, latex gloves or safety glasses with side shields) or protect EVM in an adequate lucent plastic box with interlocks to protect from accidental touch.

Limitation for safe use:
EVMs are not to be used as all or part of a production unit.

2 Introduction

TI's MLTLDO2EVM-037 helps design engineers evaluate the operation and performance of linear regulators for possible use in their own circuit application. The MLTLDO2EVM-037 EVM offers four linear regulator designs, each one electrically isolated from the other through tab routing in the PCB fabrication step. The boards can be quickly separated through the breakaway tabs if desired. Combined, the boards can mount many linear regulators which come in the DDA, DCY, 3-pin KVU and 5-pin KVU packages. The boards that carry the DDA, DCY and 3-pin KVU packages have been designed to withstand up to 100 Vdc of voltage across its input and output terminals. The board carrying the 5-pin KVU package has been designed to withstand up to 50 Vdc of voltage across its input and output terminals. All four boards have been designed to withstand 5 Adc of current draw. This allows the EVM to be used for numerous linear regulator designs in TI's portfolio, as well as future designs that may operate into high voltage or high current. Each board is designed to populate multiple input and output capacitors, allowing the user to customize the EVM for their specific needs. User-selectable grounding is available on each board, allowing the user to evaluate the linear regulator in a floating application. Thermal vias have been placed near each linear regulator to aid in thermal spreading of the heat generated by the device. The EVM comes with four bumpons to lift the EVM off of the test surface, and mounting holes are provided for standoffs or mounting to an external chassis. Additional features provided for each design are covered in this User's Guide.

2.1 Before You Begin

The following warnings and cautions are noted for the safety of anyone using or working close to the MLTLDO2EVM-037. Observe all safety precautions.

**WARNING**
Danger: HIGH VOLTAGE! This evaluation board is intended for professional use only. This board has exposed high voltages. Do not operate this board without proper high-voltage and high-current safety practices. Read this user guide carefully before testing with the MLTLDO2EVM-037. Use floating measurement equipment such as high-voltage differential scope probes.

**WARNING**
Hot surface. Contact may cause burns. Do not touch.

**CAUTION**
The circuit module can be damaged by overtemperature. To avoid damage, monitor the temperature during evaluation and provide cooling, as needed, for your system environment.
CAUTION
Some power supplies can be damaged by application of external voltages. If you are using more than one power supply, check your equipment requirements and use blocking diodes or other isolation techniques, as needed, to prevent damage to your equipment.

CAUTION
Do not leave EVM powered when unattended.

CAUTION
The circuit module is not a finished product or electrical appliance. The module does not contain current or voltage thresholds for circuit protection. It must be used by qualified personnel with additional equipment for evaluation only.
2.2 MLTLD2EVM-037 Design Details

2.2.1 Connector Ratings
Each board within the MLTLD2EVM-037 comes with two sets of input and output connectors. The banana connectors are rated for 60 Vdc maximum applied voltage, however banana cables are typically rated for low voltage only. The user should review the voltage rating of the banana cables prior to applying power to the EVM. If the banana cables are not rated for the voltage being applied to the EVM, the terminal blocks must be used instead. For the purposes of this user guide, it is assumed that the banana cables are rated up to 50 Vdc. For operation above 50 Vdc, the terminal blocks must be used. Either set of connectors may be used for the current draw of the EVM when the load current is less than or equal to 5 Adc.

2.2.2 EVM Operation Up To 50 Vdc (KVU|5 Package) or 100 Vdc (DCY, DDA, and KVU|3 Packages)
The IPC-2221 standard was used during the design of the MLTLD2EVM-037 to set the conductor spacing between low-voltage nets and high-voltage nets. Specifically, column A6 of Table 6-1 was used during the design of the EVM. The boards carrying the DCY, DDA, and 3-pin KVU packages were designed with 100 Vdc spacing in accordance with the IPC-2221 standard, Table 6-1, column A6. The board carrying the 5-pin KVU package was also designed with 100 Vdc spacing in accordance with the IPC-2221 standard, Table 6-1, column A6; however the 5-pin KVU package pin spacing is too narrow to meet 100 Vdc clearance. This board is therefore rated up to 50 Vdc in accordance with the IPC-2221 standard.

2.2.3 The Importance of a Clean PCB
Prior to connecting power to any circuit board, it is always important to ensure the PCB is free from contaminants. These contaminants can come in the form of flux residue, oils deposited from handling the PCB, dirt, or other sources of foreign object debris (FOD). Contaminants affect the electrical characteristics of the PCB by lowering the isolation impedance between traces. Furthermore, they can introduce additional leakage paths into the system. If the PCB is to be used at high voltage, it is critical that the board is clean from contaminants, as arcing through the contaminants may occur. The MLTLD2EVM-037 is shipped from the factory clean from contaminants. If you believe the board may have contaminants, please consult your organization's procedures on testing for contaminants or refer to IPC-TM-650. Common methods of cleaning a PCB include a DI bath or use of a specially made PCB cleaning product readily available through distributors. To clean the PCB, consult the processes in your organization for the right cleaning process for your hardware. Alternatively, refer to IPC-CH-65B which offers guidelines on cleaning printed-circuit boards and assemblies.

2.2.4 EVM System Grounding
Each board within the MLTLD2EVM-037 is electrically isolated from the other three boards in the EVM. External mounting holes are provided to mount the EVM to the system chassis. An 0805-sized surface pad is placed near each mounting hole. If populated, the components will tie the mounting hole to the internal board ground plane. The user may short these pads if the chassis should be tied directly to ground. If the EVM will be floating, it is recommended that the user capacitively couple the EVM to the chassis using an 0805-sized capacitor.

2.3 EVM Mounting Hole Locations
Each of the four boards within the MLTLD2EVM-037 has mounting holes for standoffs or placement into a chassis. The mounting hole locations on an individual board are separated in width by 1.71 inches and length by 3.315 inches. The MLTLD2EVM-037 mounting hole locations are separated in width by 8.925 inches and length by 3.315 inches.
2.4 Using the MLTLDO2EVM-037 PCB Beyond Its Design Ratings

2.4.1 EVM Operation Beyond 5 Adc

The MLTLDO2EVM-037 PCB was designed to withstand current loading up to 5 Adc from VIN to VOUT, and back through the ground plane, of each board. If larger load currents are used, the user should review the connector data sheets to confirm they can withstand the load current. By design the current density will be the largest at the package pins of each linear regulator. As such, the linear regulator package pins will experience elevated heat and current density when the load current is above 5 Adc.

2.4.2 EVM Operation Beyond 50 Vdc (KVU|5 Package) or 100 Vdc (DCY, DDA, and KVU|3 Packages)

If the end use of the MLTLDO2EVM-037 PCB will require larger voltages than it was designed for, it may still be possible to use it if the proper precautions are taken. A common method to extending the voltage rating of a PCB is to apply conformal coating. Conformal coatings are readily available through most distributors.
2.5 Inputs/Outputs Connectors and Jumper Descriptions

2.5.1 J1 – INPUT_DCY_BANANA
Input voltage for the DCY package. Use this connection for voltages at 50 Vdc or less.

2.5.2 J2 – OUTPUT_DCY_BANANA
Regulated output power supply voltage for the DCY package. Use this connection for voltages at 50 Vdc or less.

2.5.3 J3 – INPUT_DCY_TERMINAL
Input voltage terminal block for the DCY package.

2.5.4 J4 – DCY_IN_S
Input voltage sense for the DCY package.

2.5.5 J5 – DCY_OUT_S
Output voltage sense for the DCY package.

2.5.6 J6 – OUTPUT_DCY_TERMINAL
Output voltage terminal block for the DCY package.

2.5.7 J7 – DCY_FB
DCY package feedback pin header.

2.5.8 J8 – GND_DCY_BANANA_IN
Input supply ground for the DCY package. Use this connection for voltages at 50 Vdc or less.

2.5.9 J9 – GND_DCY_BANANA_OUT
Regulated output supply ground for the DCY package. Use this connection for voltages at 50 Vdc or less.

2.5.10 J10 – DCY PACKAGE TEST HOOKUP
Intended for test purposes only.

2.5.11 J11 – INPUT_DDA_BANANA
Input voltage for the DDA package. Use this connection for voltages at 50 Vdc or less.

2.5.12 J12 – OUTPUT_DDA_BANANA
Regulated output power supply voltage for the DDA package. Use this connection for voltages at 50 Vdc or less.

2.5.13 J13 – DDA_EN
DDA package EN pin header. Connect the jumper from pin 1 to pin 2 of the header to enable the DDA package linear regulator.

2.5.14 J14 – INPUT_DDA_TERMINAL
Input voltage terminal block for the DDA package.
2.5.15  J15 – DDA_IN_S
        Input voltage sense for the DDA package.

2.5.16  J16 – DDA_OUT_S
        Output voltage sense for the DDA package.

2.5.17  J17 – OUTPUT_DDA_TERMINAL
        Output voltage terminal block for the DDA package.

2.5.18  J18 – GND_DDA_BANANA_IN
        Input supply ground for the DDA package. Use this connection for voltages at 50 Vdc or less.

2.5.19  J19 – GND_DDA_BANANA_OUT
        Regulated output supply ground for the DDA package. Use this connection for voltages at 50 Vdc or less.

2.5.20  J20 – DDA PACKAGE TEST HOOKUP
        Intended for test purposes only.

2.5.21  J21 – INPUT_KVU3_BANANA
        Input voltage for the KVU 3-pin package. Use this connection for voltages at 50 Vdc or less.

2.5.22  J22 – OUTPUT_KVU3_BANANA
        Regulated output power supply voltage for the KVU 3-pin package. Use this connection for voltages at 50 Vdc or less.

2.5.23  J23 – KVU3_IN_S
        Input voltage sense for the KVU 3-pin package.

2.5.24  J24 – KVU3_OUT_S
        Output voltage sense for the KVU 3-pin package.

2.5.25  J25 – INPUT_KVU3_TERMINAL
        Input voltage terminal block for the KVU 3-pin package.

2.5.26  J26 – OUTPUT_KVU3_TERMINAL
        Output voltage terminal block for the KVU 3-pin package.

2.5.27  J27 – GND_KVU3_BANANA_IN
        Input supply ground for the KVU 3-pin package. Use this connection for voltages at 50 Vdc or less.

2.5.28  J28 – GND_KVU3_BANANA_OUT
        Regulated output supply ground for the KVU 3-pin package. Use this connection for voltages at 50 Vdc or less.

2.5.29  J29 – KVU3 PACKAGE TEST HOOKUP
        Intended for test purposes only.
2.5.30 **J30 – INPUT_KVU5_BANANA**
Input voltage for the KVU 5-pin package. Use this connection for voltages at 50 Vdc or less.

2.5.31 **J31 – OUTPUT_KVU5_BANANA**
Regulated output power supply voltage for the KVU 5-pin package. Use this connection for voltages at 50 Vdc or less.

2.5.32 **J32 – KVU5_EN**
KVU 5-pin package EN pin header. Connect the jumper from pin 1 to pin 2 of the header to enable the KVU 5-pin package linear regulator.

2.5.33 **J33 – INPUT_KVU5_TERMINAL**
Input voltage terminal block for the KVU 5-pin package.

2.5.34 **J34 – KVU5_IN_S**
Input voltage sense for the KVU 5-pin package.

2.5.35 **J35 – KVU5_OUT_S**
Output voltage sense for the KVU 5-pin package.

2.5.36 **J36 – OUTPUT_KVU5_TERMINAL**
Output voltage terminal block for the KVU 5-pin package.

2.5.37 **J37 – GND_KVU5_BANANA_IN**
Input supply ground for the KVU 5-pin package. Use this connection for voltages at 50 Vdc or less.

2.5.38 **J38 – GND_KVU5_BANANA_OUT**
Regulated output supply ground for the KVU 5-pin package. Use this connection for voltages at 50 Vdc or less.

2.5.39 **J39 – KVU5 PACKAGE TEST HOOKUP**
Intended for test purposes only.

2.5.40 **TP1 – DCY_OUTPUT**
DCY regulated output voltage test point.

2.5.41 **TP2 – DCY_INPUT**
DCY input voltage test point.

2.5.42 **TP3 – DCY_BODE_TOP**
DCY top bode resistor test point.

2.5.43 **TP4 – DCY_BODE_BOTTOM**
DCY bottom bode resistor test point.

2.5.44 **TP5 – DCY_INPUT_GND**
DCY input ground test point.
2.5.45 TP6 – DCY_OUTPUT_GND
DCY output ground test point.

2.5.46 TP7 – DDA_OUTPUT
DDA regulated output voltage test point.

2.5.47 TP8 – DDA_INPUT
DDA input voltage test point.

2.5.48 TP9 – DDA_PG
DDA power good test point.

2.5.49 TP10 – DDA_FB
DDA feedback pin test point.

2.5.50 TP11 – DDA_EN
DDA enable test point.

2.5.51 TP12 – DDA_DELAY
DDA delay test point.

2.5.52 TP13 – DDA_INPUT_GND
DDA input ground test point.

2.5.53 TP14 – DDA_EN_GND
DDA ground test point.

2.5.54 TP15 – DDA_DELAY_GND
DDA ground test point.

2.5.55 TP16 – DDA_FB_GND
DDA ground test point.

2.5.56 TP17 – DDA_OUTPUT_GND
DDA output ground test point.

2.5.57 TP18 – KVU3_OUTPUT
A 3-pin KVU output test point.

2.5.58 TP19 – KVU3_INPUT
A 3-pin KVU input test point.

2.5.59 TP20 – KVU3_INPUT_GND
A 3-pin KVU input ground test point.
2.5.60 TP21 – KVU3_OUTPUT_GND
A3-pin KVU output ground test point.

2.5.61 TP22 – KVU5_OUTPUT
A 5-pin KVU output test point.

2.5.62 TP23 – KVU5_INPUT
A 5-pin KVU input test point.

2.5.63 TP24 – KVU5_EN
A 5-pin KVU enable test point.

2.5.64 TP25 – KVU5_BODE_BOTTOM
A 5-pin KVU bottom bode resistor test point.

2.5.65 TP26 – KVU5_BODE_TOP
A 5-pin KVU top bode resistor test point.

2.5.66 TP27 – KVU5_FB
A 5-pin KVU feedback pin test point.

2.5.67 TP28 – KVU5_FB_GND
A 5-pin KVU ground test point.

2.5.68 TP29 – KVU5_INPUT_GND
A 5-pin KVU input ground test point.

2.5.69 TP30 – KVU5_OUTPUT_GND
A 5-pin KVU output ground test point.

2.6 Soldering Guidelines
To avoid damaging the integrated circuit (IC), use a hot-air system for any solder rework to modify the EVM for the purpose of repair or other application rework. An IR infrared rework station may also be used to rework the EVM.

2.7 Equipment Connection
Connect the equipment as shown in the following steps:
1. Review the data sheet for the linear regulator being installed on the MLTLDO2EVM-037 EVM.
2. Set the input power supply up to maximum rated voltage as listed on the data sheet, then turn it off.
3. Locate the positive banana connector (if the input voltage will be less than or equal to 50 Vdc) or the screw terminal (if the input voltage will be greater than 50 Vdc) on the EVM for the linear regulator package you are testing. Connect the positive terminal of the input power supply to the correct positive input on the EVM.
4. Locate the ground banana connector (if the input voltage will be less than or equal to 50 Vdc) or the screw terminal (if the input voltage will be greater than 50 Vdc) on the EVM for the linear regulator package you are testing. Connect the ground terminal of the input power supply to the correct GND input of the EVM.
5. Locate the output banana connectors (if the output voltage will be less than or equal to 50 Vdc) or the
screw terminal (if the output voltage will be greater than 50 Vdc) on the EVM for the linear regulator package you are testing. Connect the load between the output of the linear regulator and ground using the correct outputs (banana connectors or screw terminals). Be sure not to exceed the load current limit as described in the linear regulator data sheet.

6. Disable the 5-pin KVU package by connecting J32 pin 2 (EN_KVU5) to J32 pin 3 (GND_KVU5).
7. Disable the DDA package by connecting J13 pin 2 (EN_DDA) to J13 pin 3 (GND_DDA).

3 PCB Layout

Figure 1 to Figure 5 illustrate the PCB layouts for this EVM.
Figure 3. First Middle Layer

Figure 4. Second Middle Layer
Figure 5. Bottom Layer Routing
Figure 6 to Figure 9 provide the schematics for this EVM.

Figure 6. Generic DCY Package Schematic
Figure 7. Generic DDA Package Schematic
Figure 8. Generic 3-pin KVU Package Schematic
Figure 9. Generic 5-pin KVU Package Schematic
# Bill of Materials

Table 1 shows the BOM for this EVM.

## Table 1. MLTLD02EVM-037 BOM

<table>
<thead>
<tr>
<th>Designator</th>
<th>QTY</th>
<th>Value</th>
<th>Description</th>
<th>Package Reference</th>
<th>Part Number</th>
<th>Manufacturer</th>
<th>Alternate Part Number</th>
<th>Alternate Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCB1</td>
<td>1</td>
<td></td>
<td>Printed Circuit Board</td>
<td>LP037</td>
<td></td>
<td>Any</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C7, C18, C29, C38</td>
<td>4</td>
<td>1 µF</td>
<td>CAP, CERM, 1 µF, 100 V, ±10%, X7R, 1210</td>
<td>0805</td>
<td>C3225X7R2A105K200AA</td>
<td>TDK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C8, C9, C19, C20, C30, C31, C39, C40</td>
<td>8</td>
<td>0.1 µF</td>
<td>CAP, CERM, 0.1 µF, 100 V, ±10%, X7R, AEC-Q200 Grade 1, 0805</td>
<td>0805</td>
<td>C2A4J2X7R2A104K125AA</td>
<td>TDK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C10, C21, C32, C41</td>
<td>4</td>
<td>10 µF</td>
<td>CAP, CERM, 10 µF, 50 V, ±20%, X7R, 1210</td>
<td>0805</td>
<td>C3225X7R1H106M250AC</td>
<td>TDK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C23</td>
<td>1</td>
<td>0.01 µF</td>
<td>CAP, CERM, 0.01 µF, 100 V, ±10%, X7R, 0805</td>
<td>0805</td>
<td>08051C103KAT2A</td>
<td>AVX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C44</td>
<td>1</td>
<td>0.01 µF</td>
<td>CAP, CERM, 0.01 µF, 100 V, ±10%, X7R, 0603</td>
<td>0603</td>
<td>885012206114</td>
<td>Wurth Elektronik</td>
<td></td>
<td></td>
</tr>
<tr>
<td>H9, H10, H11, H12</td>
<td>4</td>
<td></td>
<td>Bumpon, Hemisphere, 0.44 X 0.20, Clear</td>
<td>Transparent Bumpon</td>
<td>SJ-5303 (CLEAR)</td>
<td>3M</td>
<td></td>
<td></td>
</tr>
<tr>
<td>J1, J2, J11, J12, J21, J22, J30, J31</td>
<td>8</td>
<td></td>
<td>Standard Banana Jack, Insulated, Red</td>
<td>6091</td>
<td>6091</td>
<td>Keystone</td>
<td></td>
<td></td>
</tr>
<tr>
<td>J3, J6, J14, J17, J25, J26, J33, J36</td>
<td>8</td>
<td></td>
<td>Terminal Block, 5 mm, 2 x 1, Tin, TH</td>
<td>Terminal Block, 5 mm, 2 x 1, TH</td>
<td>691 101 710 002</td>
<td>Wurth Elektronik</td>
<td></td>
<td></td>
</tr>
<tr>
<td>J7</td>
<td>1</td>
<td></td>
<td>Header, 2.54 mm, 2 x 1, Tin, TH</td>
<td>Header, 2.54 mm, 2 x 1, TH</td>
<td>TSW-102-23-T-S</td>
<td>Samtec</td>
<td></td>
<td></td>
</tr>
<tr>
<td>J8, J9, J18, J19, J27, J28, J37, J38</td>
<td>8</td>
<td></td>
<td>Standard Banana Jack, Insulated, Black</td>
<td>6092</td>
<td>6092</td>
<td>Keystone</td>
<td></td>
<td></td>
</tr>
<tr>
<td>J13, J32</td>
<td>2</td>
<td></td>
<td>Header, 2.54 mm, 3 x 1, Gold, TH</td>
<td>Header, 2.54 mm, 3 x 1, TH</td>
<td>61300311121</td>
<td>Wurth Elektronik</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R1, R25</td>
<td>2</td>
<td>0</td>
<td>RES, 0.1%, 0.5 W, 0805</td>
<td>0805</td>
<td>5106</td>
<td>Keystone</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R3, R24</td>
<td>2</td>
<td>10.0 kΩ</td>
<td>RES, 10.0 k, 1%, 0.125 W, AEC-Q200 Grade 0, 0805</td>
<td>0805</td>
<td>CRCW080510K0FKEA</td>
<td>Vishay-Dale</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R7, R27</td>
<td>2</td>
<td>1.0 Meg</td>
<td>RES, 1.0 M, 5%, 0.125 W, AEC-Q200 Grade 0, 0805</td>
<td>0805</td>
<td>ERJ-6GEYJ105V</td>
<td>Panasonic</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SH-J1, SH-J2</td>
<td>2</td>
<td>1 x 2</td>
<td>Shunt, 100 mil, Gold plated, Black</td>
<td>Shunt</td>
<td>SNT-100-BK-G</td>
<td>Samtec</td>
<td>969102-0000-DA</td>
<td>3M</td>
</tr>
<tr>
<td>TP1, TP2, TP3, TP4, TP5, TP6, TP7, TP8, TP9, TP10, TP11, TP12, TP13, TP14, TP15, TP16, TP17, TP18, TP19, TP20, TP21, TP22, TP23, TP24, TP25, TP26, TP27, TP28, TP29, TP30</td>
<td>30</td>
<td>Test Point, Compact, SMT</td>
<td>Testpoint_Keystone_Compact</td>
<td>5016</td>
<td>Keystone</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C1, C12</td>
<td>0</td>
<td>0.1 µF</td>
<td>CAP, CERM, 0.1 µF, 100 V, ±10%, X7R, 0805</td>
<td>0805</td>
<td>GRM21BR72A104KAC4L</td>
<td>MuRata</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) These assemblies are ESD sensitive, observe ESD precautions.
(2) These assemblies must be clean and free from flux and all contaminants. Use of no-clean flux is not acceptable.
(3) These assemblies must comply with workmanship standards IPC-A-610 Class 2.
(4) Unless otherwise noted in the Alternate Part Number or Alternate Manufacturer columns, all parts can be substituted with equivalents.
<table>
<thead>
<tr>
<th>Designator</th>
<th>QTY</th>
<th>Value</th>
<th>Description</th>
<th>Package Reference</th>
<th>Part Number</th>
<th>Manufacturer</th>
<th>Alternate Part Number</th>
<th>Alternate Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>C2, C13, C24, C43</td>
<td>0</td>
<td>100 µF</td>
<td>CAP, AL, 100 µF, 100 V, ±20%, 0.17 ohm, AEC-Q200 Grade 2, SMD</td>
<td>SMT Radial J16</td>
<td>EEV-FK2A101M</td>
<td>Panasonic</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C3, C4, C14, C15, C25, C26, C34, C35</td>
<td>0</td>
<td>47 µF</td>
<td>CAP, TA, 47 µF, 50 V, ±10%, 0.24 ohm, SMD</td>
<td>6.2 x 6 mm</td>
<td>597D476X9050Z2T</td>
<td>Vishay-Sprague</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C5, C16, C27, C36</td>
<td>0</td>
<td>100 µF</td>
<td>CAP, AL, 100 µF, 35 V, ±20%, 0.2 ohm, AEC-Q200 Grade 1, SMD</td>
<td>D8 x L10.2 mm</td>
<td>EEE-TC1V101P</td>
<td>Panasonic</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C6, C11, C17, C22, C28, C33, C37, C42</td>
<td>0</td>
<td>1 µF</td>
<td>CAP, CERM, 1 µF, 250 V, ±10%, X7R, 2220</td>
<td>2220</td>
<td>GRM55DR72E105KW01L</td>
<td>Murata</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D1, D2</td>
<td>0</td>
<td>100 V</td>
<td>Diode, Switching, 100 V, 0.15 A, SOD-123FL</td>
<td>SOD-123FL</td>
<td>1N4148WFL-G3-08</td>
<td>Vishay-Semiconductor</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FID1, FID2, FID3</td>
<td>0</td>
<td></td>
<td>Fiducial mark. There is nothing to buy or mount.</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>H5, H6, H7, H8, H17, H18, H19, H20, H25, H26, H27, H28, H33, H34, H35, H36</td>
<td>0</td>
<td></td>
<td>Standoff, Hex, 0.5&quot;L #4-40 Nylon</td>
<td>Standoff</td>
<td>1902C</td>
<td>Keystone</td>
<td></td>
<td></td>
</tr>
<tr>
<td>J4, J5, J15, J16, J23, J24, J34, J35</td>
<td>0</td>
<td></td>
<td>SMA Straight Jack, Gold, 50 Ohm, TH</td>
<td>SMA Straight Jack, TH</td>
<td>901-144-8RFX</td>
<td>Amphenol RF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>J10, J29</td>
<td>0</td>
<td>Header, 2.54 mm, 3 x 2, Gold, TH</td>
<td>Header, 2.54 mm, 3 x 2, TH</td>
<td>61300621121</td>
<td>Wurth Elektronik</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>J20, J39</td>
<td>0</td>
<td>Header, 2.54 mm, 5 x 2, Gold, TH</td>
<td>Header, 2.54 mm, 5 x 2, TH</td>
<td>61301021121</td>
<td>Wurth Elektronik</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R2, R4, R26</td>
<td>0</td>
<td>10.0 kΩ</td>
<td>RES, 10.0 k, 1%, 0.125 W, AEC-Q200 Grade 0, 0805</td>
<td>0805</td>
<td>CRCW080510K0FKEA</td>
<td>Vishay-Dale</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R5, R6, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23</td>
<td>0</td>
<td>0</td>
<td>RES, 0, 1%, 0.5 W, 0805</td>
<td>0805</td>
<td>5106</td>
<td>Keystone</td>
<td></td>
<td></td>
</tr>
<tr>
<td>U1</td>
<td>0</td>
<td></td>
<td>Most LDOs in the DCY package</td>
<td>DCY0004A</td>
<td></td>
<td>Texas Instruments</td>
<td></td>
<td></td>
</tr>
<tr>
<td>U2</td>
<td>0</td>
<td></td>
<td>Most LDOs in the DRV package</td>
<td>SOIC8</td>
<td></td>
<td>Texas Instruments</td>
<td></td>
<td></td>
</tr>
<tr>
<td>U3</td>
<td>0</td>
<td></td>
<td>Most LDOs in the DQN package</td>
<td>KVU0003A</td>
<td></td>
<td>Texas Instruments</td>
<td></td>
<td></td>
</tr>
<tr>
<td>U4</td>
<td>0</td>
<td></td>
<td>Most LDOs in the SOT-23 package</td>
<td>KVU0005A</td>
<td></td>
<td>Texas Instruments</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 1. MLTLD02EVM-037 BOM (1)(2)(3)(4)
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated