

AVC Advanced Very-Low-Voltage CMOS Logic





March 2000

Logic Products

General Information		
Widebus™	2	
Widebus+™	3	
Application Reports	4	
Mechanical Data	5	

AVC Advanced Very-Low-Voltage CMOS Logic Data Book







IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

INTRODUCTION

The new Texas Instruments (TI[™]) AVC (Advanced Very-Low-Voltage CMOS) logic family provides designers the tools to create tomorrow's advanced high-speed systems with propagation delays of less than 2 ns. Although optimized for 2.5-V systems, AVC logic supports operating voltages between 1.2 V and 3.6 V. The AVC family features TI's new Dynamic Output Control (DOC[™]) circuitry, which dynamically lowers circuit output impedance during signal transition for fast rise and fall times, then raises the impedance after signal transition to reduce ringing.

Trends in digital electronics design emphasize lower power consumption, lower supply voltages, faster operating speeds, smaller timing budgets, and heavier loads. Many designs are making the transition from 3.3 V to 2.5 V, with bus speeds increasing beyond 100 MHz. Signal integrity need not be compromised to meet these design requirements. The TI AVC family is designed to meet the needs of these high-speed, low-voltage systems, including next-generation high-performance workstations, PCs, networking servers, and telecommunications switching equipment.

Key features are:

- Sub-2-ns maximum t_{pd} at 2.5 V for AVC16245
- Designed for next-generation, high-performance PCs, workstations, and servers
- DOC circuitry enhances high-speed, low-noise operation.
- Supports mixed-voltage systems
- Optimized for 2.5 V; operable from 1.2 V to 3.6 V
- Bus-hold option eliminates need for external resistors on unused input pins.
- I_{off} supports partial power down.

For more information on these or other TI products, please consult the TI Worldwide Technical Support list in the back of this data book, or visit the TI logic web site at http://www.ti.com/sc/logic.

DOC and TI are trademarks of Texas Instruments Incorporated.

PRODUCT STAGE STATEMENTS

Product stage statements are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.

If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If not all products specified in a data sheet are at the PRODUCTION DATA stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing PRODUCT PREVIEW information or ADVANCE INFORMATION are then marked in the lower left-hand corner with the appropriate statement given below:

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

General Information	1
Widebus™	2
Widebus+™	3
Application Reports	4
Mechanical Data	5

l

Contents

	Page
Alphanumeric Index	1–3
Glossary	1–5
Explanation of Function Tables	1–11
D Flip-Flop and Latch Signal Conventions	1–13
Thermal Information	1–14
Device Names and Package Designators	1–16

L

ALPHANUMERIC INDEX

DEVICE	PAGE
SN74AVC16244	. 2–3
SN74AVC16245	2–25
SN74AVC16269	2–47
SN74AVC16334	2–59
SN74AVC16373	2–71
SN74AVC16374	2–93
SN74AVC16501 2	2–115
SN74AVC16601 2	2–127
SN74AVC16646 2	2–139
SN74AVC16721 2	2–153
SN74AVC16722 2	2–163
SN74AVC16820 2	2–173

DEVICE

VICE	PAGE
SN74AVC16821	2–183
SN74AVC16827	2–195
SN74AVC16831	2–205
SN74AVC16834	2–217
SN74AVC16835	2–229
SN74AVC16836	2–241
SN74AVC32245	3–3
SN74AVC32501	. 3–13
SN74AVCH16244	. 2–13
SN74AVCH16245	. 2–35
SN74AVCH16373	. 2–81
SN74AVCH16374	2–103



INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

operating conditions and characteristics (in sequence by letter symbols)

Ci	Input capacitance
	The capacitance of an input terminal of the device
C _{io}	Input/output capacitance
	The capacitance of an input/output (I/O) terminal of the device with the input conditions applied that, according to the product specification, establishes the high-impedance state at the output
Co	Output capacitance
	The capacitance of an output terminal of the device with the input conditions applied that, according to the product specification, establishes the high-impedance state at the output
C _{pd}	Power dissipation capacitance
	Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}$
f _{max}	Maximum clock frequency
	The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification
I _{BHH}	Bus-hold high sustaining current
	The bus-hold circuit can source at least the minimum high sustaining current at V _{IH} min. I _{BHH} should be measured after raising V _{IN} to V _{CC} and then lowering it to V _{IH} min.
I _{BHL}	Bus-hold low sustaining current
	The bus-hold circuit can sink at least the minimum low sustaining current at V _{IL} max. I _{BHL} should be measured after lowering V _{IN} to GND and then raising it to V _{IL} max.
I _{BHHO}	Bus-hold high overdrive current
	An external driver must sink at least I _{BHHO} to switch this node from high to low.
I _{BHLO}	Bus-hold low overdrive current
	An external driver must source at least I _{BHLO} to switch this node from low to high.
ICC	Supply current
	The current into* the V_{CC} supply terminal of an integrated circuit
$\Delta \mathbf{I_{CC}}$	Supply current change
	The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or $\rm V_{CC}$
ICEX	Output high leakage current
	The maximum leakage current into [*] an output that is in a high state and $V_O = V_{CC}$
l _{l(hold)}	Input hold current
	The input current that holds the input at the previous state when the driving device goes to the high-impedance state

*Current out of a terminal is given as a negative value.



GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

IIH	High-level input current The current into* an input when a high-level voltage is applied to that input
Ι _{ΙL}	Low-level input current
	The current into* an input when a low-level voltage is applied to that input
l _{off}	Input/output power-off leakage current
	The maximum leakage current into* an input or output terminal of the device with the specified voltage applied to the terminal and $V_{CC} = 0 V$
I _{OH}	High-level output current
	The current into* an output with input conditions applied that, according to the product specification, establishes a high level at the output
I _{OHS}	Static high-level output current
	The static and testable current into* a Dynamic Output Control (DOC [™]) output with input conditions applied that, according to the product specifications, establishes a static high level at the output. The dynamic drive current is not specified for devices with DOC outputs because of its transient nature; however, it is similar to the dynamic drive current that is available from a high-drive (nondamping resistor) standard-output device.
I _{OL}	Low-level output current
	The current into* an output with input conditions applied that, according to the product specification, establishes a low level at the output
I _{OLS}	Static low-level output current
	The static and testable current into* a Dynamic Output Control (DOC) output with input conditions applied that, according to the product specifications, establishes a static low level at the output. The dynamic drive current is not specified for devices with DOC outputs because of its transient nature; however, it is similar to the dynamic drive current that is available from a high-drive (nondamping resistor) standard-output device.
I _{OZ}	Off-state (high-impedance state) output current (of a 3-state output)
	The current flowing into* an output with the input conditions applied that, according to the product specification, establishes the high-impedance state at the output
IOZPD	Power-down off-state (high-impedance state) output current (of a 3-state output)
	The current flowing into* an output that is switched to or held in the high-impedance state as the device is being powered down to V_{CC} = 0 V
I _{OZPU}	Power-up off-state (high-impedance state) output current (of a 3-state output)
	The current flowing into* an output that is switched to or held in the high-impedance state as the device is being powered up from $V_{CC} = 0 V$
jitter	Jitter
	Dispersion of a time parameter of the pulse waveforms in a pulse train with respect to a reference time, interval, or duration. Unless otherwise specified by a mathematical adjective, peak-to-peak jitter is assumed.
jitter(RMS)	RMS jitter
	The root mean square jitter, one-sixth of the maximum peak-to-peak jitter

*Current out of a terminal is given as a negative value. DOC is a trademark of Texas Instruments Incorporated.



SR Slew rate

The average rate of change (i.e., V/ns) for a waveform that is changing from one defined logic level to another defined logic level

ta Access time

The time interval between the application of a specified input pulse and the availability of valid signals at an output

t_c Clock cycle time

Clock cycle time is 1/fmax

tdis Disable time (of a 3-state or open-collector output)

The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to the high-impedance (off) state

NOTE: For 3-state outputs, $t_{dis} = t_{PHZ}$ or t_{PLZ} . Open-collector outputs change only if they are low at the time of disabling, so $t_{dis} = t_{PLH}$.

t_{en} Enable time (of a 3-state or open-collector output)

The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from the high-impedance (off) state to either of the defined active levels (high or low)

NOTE: In the case of memories, this is the access time from an enable input (e.g., \overline{OE}). For 3-state outputs, $t_{en} = t_{PZH}$ or t_{PZL} . Open-collector outputs change only if they are responding to data that would cause the output to go low, so $t_{en} = t_{PHL}$.

t_f Fall time

The time interval between two reference points (90% and 10%, unless otherwise specified) on a waveform that is changing from the defined high level to the defined low level

t_h Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal

NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is to be expected.

2. The hold time may have a negative value, in which case, the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is to be expected.

t_{pd} Propagation delay time

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level ($t_{pd} = t_{PHL}$ or t_{PLH})

t_{PHL} Propagation delay time, high-to-low level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level

t_{PHZ} Disable time (of a 3-state output) from high level

The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined high level to the high-impedance (off) state



GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

Propagation delay time, low-to-high level output t_{PLH} The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level Disable time (of a 3-state output) from low level t_{PLZ} The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined low level to the high-impedance (off) state Enable time (of a 3-state output) to high level tPZH The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined high level Enable time (of a 3-state output) to low level ^tPZL The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined low level tr **Rise time** The time interval between two reference points (10% and 90%, unless otherwise specified) on a waveform that is changing from the defined low level to the defined high level Input skew tsk(i) The difference between any two propagation delay times that originate at different inputs and terminate at a single output. Input skew describes the ability of a device to manipulate (stretch, shrink, or chop) a clock signal. This is typically accomplished with a multiple-input gate wherein one of the inputs acts as a controlling signal to pass the clock through. tsk(i) describes the ability of the gate to shape the pulse to the same duration, regardless of the input used as the controlling input. Limit skew t_{sk(l)} The difference between 1) the greater of the maximum specified values of t_{PLH} and t_{PHI} and 2) the lesser of the minimum specified values of tpl H and tpHI. Limit skew is not directly observed on a device. It is calculated from the data-sheet limits for tPLH and tPHL. tsk(I) quantifies for the designer how much variation in propagation delay time is induced by operation over the entire ranges of supply voltage, temperature, output load, and other specified operating conditions. Specified as such, tsk(l) also accounts for process variation. In fact, all other skew specifications $[t_{sk(0)}, t_{sk(i)}, t_{sk(p)}, and t_{sk(pr)}]$ are subsets of $t_{sk(l)}$; they are never greater than $t_{sk(l)}$. **Output skew** t_{sk(o)} The skew between specified outputs of a single logic device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads

t_{sk(p)} Pulse skew

The magnitude of the time difference between the propagation delay times, t_{PHL} and t_{PLH} , when a single switching input causes one or more outputs to switch

t_{sk(pr)} Process skew

The magnitude of the difference in propagation delay times between corresponding terminals of two logic devices when both logic devices operate with the same supply voltages, operate at the same temperature, and have identical package styles, identical specified loads, identical internal logic functions, and the same manufacturer



t_{su} Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal

NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is specified.

2. The setup time may have a negative value, in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is specified.

tw Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform

VIH High-level input voltage

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables

NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is to be expected.

VIL Low-level input voltage

An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables

NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is to be expected.

V_{OH} High-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, establishes a high level at the output

V_{OHS} Static high-level output voltage

The static and testable voltage at a Dynamic Output Control (DOC) output with input conditions applied that, according to the product specifications, establishes a static high level at the output. The dynamic drive voltage is not specified for devices with DOC outputs because of its transient nature.

V_{OL} Low-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, establishes a low level at the output

V_{OLS} Static low-level output voltage

The static and testable voltage at a Dynamic Output Control (DOC) output with input conditions applied that, according to the product specifications, establishes a static low level at the output. The dynamic drive voltage is not specified for devices with DOC outputs because of its transient nature.

V_{T+} Positive-going input threshold level

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_{T-}

V_T- Negative-going input threshold level

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_{T+}



The following symbols are used in function tables on TI data sheets:

- H = high level (steady state)
- L = low level (steady state)
- ↑ = transition from low to high level
- \downarrow = transition from high to low level
- ---- = value/level or resulting value/level is routed to indicated destination
- value/level is re-entered
- X = irrelevant (any input, including transitions)
- Z = off (high-impedance) state of a 3-state output
- a...h = the level of steady-state inputs A through H, respectively
- Q₀ = level of Q before the indicated steady-state input conditions were established
- \overline{Q}_0 = complement of Q_0 or level of \overline{Q} before the indicated steady-state input conditions were established
- Q_n = level of Q before the most recent active transition indicated by \downarrow or \uparrow
- ___ = one high-level pulse
- = one low-level pulse
- Toggle = each output changes to the complement of its previous level on each active transition indicated by \downarrow or \uparrow

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with \uparrow and/or \downarrow , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q₀, or \overline{Q}_0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse, $____$ or $____$, the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)



Among the most complex function tables are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register.

INPUTS								OUT	PUTS				
	MODE			SEF	RIAL	PARALLEL		0.	0-	0.0	0-		
GLEAR	S1	S0	CLUCK	LEFT	RIGHT	Α	В	С	D	۹	αB	ЧC	۹D
L	Х	Х	Х	Х	Х	Х	Х	Х	Х	L	L	L	L
Н	Х	Х	L	Х	Х	Х	Х	Х	Х	Q _{A0}	Q_{B0}	Q _{C0}	Q_{D0}
Н	н	Н	↑	Х	Х	а	b	С	d	а	b	С	d
Н	L	Н	↑	Х	н	н	Н	Н	Н	н	Q _{An}	Q _{Bn}	Q _{Cn}
Н	L	Н	Ŷ	х	L	L	L	L	L	L	Q _{An}	Q _{Bn}	Q _{Cn}
Н	н	L	Ŷ	н	Х	Х	Х	Х	Х	Q _{Bn}	Q _{Cn}	Q _{Dn}	Н
Н	н	L	Ŷ	L	Х	Х	Х	Х	Х	Q _{Bn}	Q _{Cn}	Q _{Dn}	L
Н	L	L	Х	Х	Х	Х	Х	Х	Х	Q _{A0}	Q_{B0}	Q _{C0}	Q_{D0}

FUNCTION TABLE

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs occurs while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at A is at output Q_A , data entered at B is at Q_B , and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at Q_A is now at Q_B , the previous levels of Q_B and Q_C are now at Q_C and Q_D , respectively, and the data previously at Q_D is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at Q_B is now at Q_A , the previous levels of Q_C and Q_D are now at Q_B and Q_C , respectively, and the data previously at Q_A is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.

The last line shows that as long as both inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.

The function table functional tests do not reflect all possible combinations or sequential modes.



It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \overline{Q} . An input that causes a Q output to go high or a \overline{Q} output to go low is called preset (PRE). An input that causes a \overline{Q} output to go high or a Q output to go low is called clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active low.

The devices on several data sheets are second-source designs, and the pin-name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits \overline{D} and Q.

In some applications, it may be advantageous to redesignate the data input from D to \overline{D} or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.



The figures show that when Q and \overline{Q} exchange names, the preset and clear pins also exchange names. The polarity indicators (\square) on \overline{PRE} and \overline{CLR} remain, as these inputs are still active low, but the presence or absence of the polarity indicator changes at D (or \overline{D}), Q, and \overline{Q} . Pin 5 (Q or \overline{Q}) is still in phase with the data input (D or \overline{D}); their active levels change together.



In digital-system design, consideration must be given to thermal management of components. The small size of the small-outline packages makes this even more critical. Figures 1–5 show the high-effect (High-K) thermal resistance for the small-outline 14-, 16-, 20-, 24-, and 48-pin packages for various rates of airflow calculated in accordance with JESD 51-7.

The thermal resistances in Figures 1–5 can be used to approximate typical and maximum virtual junction temperatures. In general, the junction temperature for any device can be calculated using the following equation:

$$T_J = R_{\theta JA} \times P_T + T_A$$

where:

 $T_{.I}$ = virtual junction temperature (°C)

 $R_{\theta JA}$ = thermal resistance, junction to free air (°C/W)

 P_T = total power dissipation of the device (W)

 T_A = free-air temperature (°C)



Figure 1







Example:



1 Standard Prefix

Example: SNJ - Conforms to MIL-PRF-38535 (QML)

2 Temperature Range

Examples: 54 – Military 74 – Commercial

3 Family

Examples: Blank – Transistor-Transistor Logic

ABT - Advanced BiCMOS Technology ABTE - Advanced BiCMOS Technology/ Enhanced Transceiver Logic AC/ACT - Advanced CMOS Logic AHC/AHCT - Advanced High-Speed CMOS Logic ALB - Advanced Low-Voltage BiCMOS ALS – Advanced Low-Power Schottky Logic ALVC – Advanced Low-Voltage CMOS Technology AS - Advanced Schottky Logic AVC - Advanced Very-Low-Voltage CMOS Logic BCT - BiCMOS Bus-Interface Technology CBT – Crossbar Technology CBTLV - Low-Voltage Crossbar Technology F – F Logic FB - Backplane Transceiver Logic/Futurebus+ GTL - Gunning Transceiver Logic HC/HCT - High-Speed CMOS Logic HSTL - High-Speed Transceiver Logic LS - Low-Power Schottky Logic LV - Low-Voltage CMOS Technology LVC - Low-Voltage CMOS Technology LVT - Low-Voltage BiCMOS Technology S – Schottky Logic SSTL - Stub Series-Terminated Logic TVC - Translation Voltage Clamp Logic

4 Special Features

Examples: Blank = No Special Features

- D Level-Shifting Diode (CBTD)
- H Bus Hold (ALVCH)
- R Damping Resistor on Inputs/Outputs (LVCR)
- S Schottky Clamping Diode (CBTS)

5 Bit Width

Examples: Blank = Gates, MSI, and Octals

- 1G Single Gate
- 8 Octal IEEE 1149.1 (JTAG)
- 16 Widebus™ (16, 18, and 20 bit)
- 18 Widebus IEEE 1149.1 (JTAG)
- 32 Widebus+™ (32 and 36 bit)

6 **Options**

```
Examples: Blank = No Options
```

2 – Series-Damping Resistor on Outputs 4 – Level Shifter

 $25 - 25 - \Omega$ Line Driver

7 Function

- Examples: 244 Noninverting Buffer/Driver 374 – D-Type Flip-Flop 573 – D-Type Transparent Latch
 - 640 Inverting Transceiver

8 Device Revision

Examples: Blank = No Revision Letter Designator A–Z

9 Packages

Examples: D, DW – Small-Outline Integrated Circuit (SOIC)
DB, DL – Shrink Small-Outline Package (SSOP)
DBB, DGV – Thin Very Small-Outline Package (TVSOP)
DBQ – Quarter-Size Outline Package (QSOP)
DBV, DCK – Small-Outline Transistor Package (SOT)
DGG, PW – Thin Shrink Small-Outline Package (TSSOP)
FN – Plastic Leaded Chip Carrier (PLCC)
GKE, GKF – MicroStar BGA™ Low-Profile Fine-Pitch Ball Grid Array (LFBGA)
N, NP, NT – Plastic Dual-In-Line Package (PDIP)
NS, PS – Small-Outline Package (SOP)
PAG, PAH, PCA, PCB, PM, PN, PZ – Thin Quad Flatpack (TQFP)
PH, PQ, RC – Quad Flatpack (QFP)

10 Tape and Reel

Devices in the DB and PW package types include the R designation for reeled product. Existing product inventory designated LE may remain, but all products are being converted to the R designation.

Examples:

Existing Nomenclature – SN74LVTxxxDBLE New Nomenclature – SN74LVTxxxADBR

 $\label{eq:LE-Left} \begin{array}{l} \mathsf{LE}-\mathsf{Left} \ \mathsf{Embossed} \ (\mathsf{valid} \ \mathsf{for} \ \mathsf{DB} \ \mathsf{and} \ \mathsf{PW} \ \mathsf{packages} \ \mathsf{only}) \\ \mathsf{R}-\mathsf{Standard} \ (\mathsf{valid} \ \mathsf{for} \ \mathsf{all} \ \mathsf{surface}\text{-mount} \ \mathsf{packages}) \end{array}$

There is no functional difference between LE and R designated products, with respect to the carrier tape, cover tape, or reels used.

MicroStar BGA, Widebus, and Widebus+ are trademarks of Texas Instruments Incorporated.



NOTIFICATION OF PACKAGE NOMENCLATURE ALIAS (for Standard Linear and Logic device names of greater than 18 characters)

TI is converting from its current order-entry system to a more advanced system. This conversion requires modifications, both internal and external, to TI's current business processes. This new system will ultimately provide significant improvements to all facets of TI's business – from production, to order entry, to logistics. One change required is a limitation of TI part numbers to no more than 18 characters in length. Based on customer inputs, Standard Linear and Logic determined the least disruptive implementations as outlined below:

1. Package alias

TI will use a package alias to denote specific package types for devices currently exceeding 18 characters in length. Table 1 shows a mapping of package codes to an alias single-character representation.

CURRENT PACKAGE CODE	ALIAS
DL	L
DGG/DBB	G
DGV	V
DLR	LR – tape/reel packing
DGGR/DBBR	GR – tape/reel packing
DGVR	VR – tape/reel packing

Table 1

Current: SN74 ALVCH 162269A DGGR New: SN74 ALVCH 162269A GR

2. Resistor-option nomenclature

For devices greater than 18 characters with input and output resistors, TI will adopt a simplified nomenclature to designate the resistor option. This will eliminate the redundant "2" (designating output resistors) when the part number also contains an "R" (designating input/output resistors).



There is no change to the device or data-sheet electrical parameters. The packages involved and the changes in nomenclature are noted in Table 1.

These nomenclature changes are being gradually implemented. The first customer-visible conversions for TI logic devices will be made to data sheets. Over the next few months, TI logic data sheets will be updated. These changes in device nomenclature do not reflect a change in device performance or process characteristics.



General Information	1
Widebus™	2
Widebus+™	3
Application Reports	4
Mechanical Data	5

l

Contents

		Page
SN74AVC16244	16-Bit Buffer/Driver With 3-State Outputs	2–3
SN74AVCH16244	16-Bit Buffer/Driver With 3-State Outputs	2–13
SN74AVC16245	16-Bit Bus Transceiver With 3-State Outputs	2–25
SN74AVCH16245	16-Bit Bus Transceiver With 3-State Outputs	2–35
SN74AVC16269	12-Bit to 24-Bit Registered Bus Exchanger With 3-State Outputs	2–47
SN74AVC16334	16-Bit Universal Bus Driver With 3-State Outputs	2–59
SN74AVC16373	16-Bit Transparent D-Type Latch With 3-State Outputs	2–71
SN74AVCH16373	16-Bit Transparent D-Type Latch With 3-State Outputs	2–81
SN74AVC16374	16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs	2–93
SN74AVCH16374	16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs	2–103
SN74AVC16501	18-Bit Universal Bus Transceiver With 3-State Outputs	2–115
SN74AVC16601	18-Bit Universal Bus Transceiver With 3-State Outputs	2–127
SN74AVC16646	16-Bit Bus Transceiver and Register With 3-State Outputs	2–139
SN74AVC16721	20-Bit Flip-Flop With 3-State Outputs	2–153
SN74AVC16722	22-Bit Flip-Flop With 3-State Outputs	2–163
SN74AVC16820	10-Bit Flip-Flop With Dual Outputs and 3-State Outputs	2–173
SN74AVC16821	20-Bit Bus-Interface Flip-Flop With 3-State Outputs	2–183
SN74AVC16827	20-Bit Buffer/Driver With 3-State Outputs	2–195
SN74AVC16831	9-Bit 1-to-4 Address Register/Driver With 3-State Outputs	2–205
SN74AVC16834	18-Bit Universal Bus Driver With 3-State Outputs	2–217
SN74AVC16835	18-Bit Universal Bus Driver With 3-State Outputs	2–229
SN74AVC16836	20-Bit Universal Bus Driver With 3-State Outputs	2–241

L

- Member of the Texas Instruments *Widebus™* Family
- *EPIC*TM (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V V_{CC}
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.





This 16-bit buffer/driver is operational at 1.2-V to 3.6-V V_{CC}, but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable $\overline{(OE)}$ inputs.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES141K – JULY 1998 – REVISED FEBRUARY 2000

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16244 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG OR DGV PACKAGE (TOP VIEW)						
	1		— —		1	
1 0E	þ	1	U	48	2 <u>0</u> E	
1Y1	П	2		47] 1A1	
1Y2	D	3		46] 1A2	
GND	D	4		45] GND	
1Y3	D	5		44] 1A3	
1Y4	Q	6		43] 1A4	
V _{CC}	Q	7		42	V _{CC}	
2Y1	Q	8		41] 2A1	
2Y2	Ц	9		40] 2A2	
GND	Q	10		39] GND	
2Y3	Q	11		38] 2A3	
2Y4	П	12		37] 2A4	
3Y1	Ц	13		36] 3A1	
3Y2	Ц	14		35] 3A2	
GND	D	15		34] GND	
3Y3	Q	16		33] 3A3	
3Y4	Ц	17		32] 3A4	
V _{CC}	Q	18		31] v _{cc}	
4Y1	Ц	19		30] 4A1	
4Y2	П	20		29] 4A2	
GND	Q	21		28] GND	
4Y3	Ц	22		27] 4A3	
4Y4	D	23		26	4 A4	
4 <mark>0E</mark>	q	24		25] 3 <u>0</u> E	

FUNCTION TABLE (each 4-bit buffer)

INPU	JTS	OUTPUT
OE	Α	Y
L	L	L
L	Н	н
н	Х	Z



logic symbol[†]

10F	1	EN1				
20E	48	EN2				
201	25					
30E	24					
40E		EN4				
	47				2	
1A1	46	<u> </u>	1	1 ▽	3	1Y1
1A2	44					1Y2
1A3	44				5	1Y3
1A4	43				6	1Y4
244	41	<u> </u>	1	2 🗆	8	21/1
241	40	┣───	1	2 ∨	9	211
2A2	38	 			11	242
2A3	37	ļ			12	2Y3
2A4	36	 			13	2Y4
3A1	35		1	3 ▽	14	3Y1
3A2					40	3Y2
3A3	33	-			10	3Y3
3A4	32				17	3Y4
101	30		1	4 ▽	19	111
441	29				20	411
4A2	27	<u> </u>			22	4Y2
4A3						4Y3
4A4	20				23	4Y4

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74AVC16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES141K – JULY 1998 – REVISED FEBRUARY 2000

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	\ldots –0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	. –0.5 V to V_CC + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	70°C/W
DGV package	58°C/W
Storage temperature range, T _{stg}	\ldots –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vee	Cupply veltere	Operating	1.4	3.6	N	
VCC	Supply voltage	Data retention only	1.2		V	
		V _{CC} = 1.2 V	VCC			
		V_{CC} = 1.4 V to 1.6 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V_{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
		V_{CC} = 2.3 V to 2.7 V	1.7			
		V_{CC} = 3 V to 3.6 V	2			
		V _{CC} = 1.2 V		GND		
	Low-level input voltage	V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$		
VIL		V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V	
		V_{CC} = 2.3 V to 2.7 V		0.7		
		V _{CC} = 3 V to 3.6 V		0.8		
VI	Input voltage		0	3.6	V	
Ve	Output veltage	Active state	0	VCC	V	
V0	Oulput voltage	3-state	0	3.6	v	
		V _{CC} = 1.4 V to 1.6 V		-2		
	Static high-level output current [†]	V_{CC} = 1.65 V to 1.95 V		-4		
OHS		V_{CC} = 2.3 V to 2.7 V		-8	ma	
		V_{CC} = 3 V to 3.6 V		-12	1	
		V_{CC} = 1.4 V to 1.6 V		2		
	Statia low loval output ourrant [†]	V_{CC} = 1.65 V to 1.95 V		4	m (
OLS		V _{CC} = 2.3 V to 2.7 V		8	MA	
		V_{CC} = 3 V to 3.6 V		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V	
ТА	Operating free-air temperature		-40	85	°C	

[†] Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC*TM) *Circuitry Technology and Applications*, literature number SCEA009

Dynamic Output Control (DOC[™]) Circuitry Technology and Applications, literature number SCEA009. NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES141K – JULY 1998 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	CONDITIONS	V _{CC}	MIN	ΤΥΡ [†] ΜΑΧ	UNIT	
		I _{OHS} = -100 μA	I _{OHS} = -100 μA		V _{CC} -0.2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05			
VOH	$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2		V		
		$I_{OHS} = -8 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3			
		I _{OLS} = 100 μA		1.4 V to 3.6 V		0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V		0.4]	
VOL		$I_{OLS} = 4 \text{ mA},$	V _{IL} = 0.57 V	1.65 V		0.45	V	
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V		0.55		
		I _{OLS} = 12 mA,	$V_{IL} = 0.8 V$	3 V		0.7		
Ц	Control inputs	$V_I = V_{CC} \text{ or } GND$		3.6 V		±2.5	μA	
loff		$V_I \text{ or } V_O = 3.6 \text{ V}$		0		±10	μA	
loz		$V_{O} = V_{CC} \text{ or } GND$		3.6 V		±10	μA	
ICC		$V_I = V_{CC} \text{ or } GND,$	IO = 0	3.6 V		40	μA	
	Control inputs			2.5 V		3.5		
C.	Control inputs	vI = vCC or GND		3.3 V		3.5		
	Data inpute		V _I = V _{CC} or GND			6	рг	
	Data inputs	vI = vCC or GND				6		
C	Outputs			2.5 V		6.5	- 5	
C0	Outputs		AO = ACC or ADD			6.5	р⊢	

[†] Typical values are measured at $T_A = 25^{\circ}C$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM		V _{CC} = 1.2 V	۷ _{CC} = ± 0.7	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
		(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	А	Y	3.1	0.6	3.3	0.7	2.9	0.6	1.9	0.5	1.7	ns
ten	ŌĒ	Y	7.6	1.4	8	1.3	6.8	0.9	4	0.7	3.5	ns
^t dis	ŌĒ	Y	7.2	1.7	7.3	1.6	6.2	1	4.3	1	3.5	ns

operating characteristics, $T_A = 25^{\circ}C$

DADAMETED			TEST		V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V		
PARAMETER		TEST CONDITIONS		TYP	TYP	TYP	UNIT		
C _{pd} Power dissipation capacitance	Outputs enabled	$C_{1} = 0$	f – 10 M⊔z	23	27	33	ьЕ		
	capacitance	Outputs disabled	CL = 0,		0.1	0.1	0.1	р⊢	





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PIH} and t_{PHI} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74AVC16244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES141K - JULY 1998 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tp71 and tp7H are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES141K – JULY 1998 – REVISED FEBRUARY 2000

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 V \pm 0.3 V$ $\bigcirc 2 \times V_{CC}$ **S1** O Open **500** Ω TEST **S**1 From Output <u>ΛΛΛ</u> Open **Under Test** tpd \bigcirc GND $2 \times V_{CC}$ tPLZ/tPZL $C_{L} = 30 \, pF$ **500** Ω GND tPHZ/tPZH (see Note A) -LOAD CIRCUIT v_{CC} V_{CC}/2 V_{CC}/2 Input Vcc Timing V_{CC}/2 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t_{su} th VCC Data V_{CC}/2 V_{CC}/2 Output Vcc Input 0 V Control V_{CC}/2 V_{CC}/2 (low-level **VOLTAGE WAVEFORMS** enabling) 0 V SETUP AND HOLD TIMES t_{PZL} t_{PLZ} Output Vcc Waveform 1 Vcc S1 at $2 \times V_{CC}$ V_{CC}/2 Input V_{CC}/2 V_{CC}/2 V_{OL} + 0.3 V (see Note B) οv - Vol tPZH -- tPHZ ^tPLH **t**PHI Output ____ Vон V_{OH} – 0.3 V VOH Waveform 2 CC/2 Output V_{CC}/2 S1 at GND 'CC/2 VOL (see Note B) 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES**

NOTES: A. $\ensuremath{\mathsf{CL}}$ includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{P7I} and t_{P7H} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V V_{CC}
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.





This 16-bit buffer/driver is operational at 1.2-V to 3.6-V V_{CC}, but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVCH16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable $\overline{(OE)}$ inputs.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES150E – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVCH16244 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG OR DGV PACKAGE									
1 0E	d) 48	þ	2 <mark>0E</mark>				
1Y1	٥	2	47	þ	1A1				
1Y2	d	3	46	þ	1A2				
GND	D	4	45	þ	GND				
1Y3	D	5	44	þ	1A3				
1Y4	C	6	43	þ	1A4				
V _{CC}	۵	7	42	þ	V _{CC}				
2Y1	þ	8	41	þ	2A1				
2Y2	Q	9	40	þ	2A2				
GND	Q	10	39	þ	GND				
2Y3	Q	11	38	þ	2A3				
2Y4	Q	12	37	þ	2A4				
3Y1	Q	13	36	þ	3A1				
3Y2	Q	14	35	þ	3A2				
GND	Q	15	34	þ	GND				
3Y3	Q	16	33	þ	3A3				
3Y4	Q	17	32	þ	3A4				
V _{CC}	Q	18	31	þ	V _{CC}				
4Y1	Q	19	30	P	4A1				
4Y2	Q	20	29	þ	4A2				
GND	q	21	28	β	GND				
4Y3	Q	22	27	þ	4A3				
4Y4	q	23	26	ρ	4A4				
4 <mark>0E</mark>	q	24	25	P	3 <mark>0E</mark>				

FUNCTION TABLE (each 4-bit buffer)

•		,
INPU	JTS	OUTPUT
OE	Α	Y
L	L	L
L	Н	Н
Н	Х	Z



SN74AVCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES150E – DECEMBER 1998 – REVISED FEBRUARY 2000

logic symbol[†]

10E 20E	1 48	EN1 EN2				
3 <mark>0E</mark>	25					
40F	24					
TOL				لے		
1Δ1	47		1	1 🗸	2	171
142	46			1 V	3	172
142	44				5	112
143	43				6	474
1A4	41		4	2 \	8	114
2A1	40			2 ∨	9	211
2A2	38				11	212
2A3	37				12	243
2A4	36	-			13	2Y4
3A1	35	–∣	1	3 ∨	14	3Y1
3A2	33	-			16	3Y2
3A3	32				17	3Y3
3A4	30	⊣			19	3Y4
4A1	29		1	4 ▽	20	4Y1
4A2	23				20	4Y2
4A3	21				22	4Y3
4A4	20				23	4Y4

 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


SN74AVCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES150E – DECEMBER 1998 – REVISED FEBRUARY 2000

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	$\ldots \ldots -0.5$ V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	. –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	70°C/W
DGV package	58°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vee	Supply voltage	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		V	
		V _{CC} = 1.2 V	VCC			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
	'IH High-level input voltage 'IL Low-level input voltage 'I Input voltage 'O Output voltage	V_{CC} = 2.3 V to 2.7 V	1.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$	2			
		V _{CC} = 1.2 V		GND		
		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{\hbox{CC}}$		
VIL	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V	
		V_{CC} = 2.3 V to 2.7 V		0.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	3.6	V	
Vo	Output voltage	Active state	0	VCC	V	
V0	Oulput voltage	3-state	0	3.6	v	
		V _{CC} = 1.4 V to 1.6 V		-2		
	Static high lovel output ourrent	V _{CC} = 1.65 V to 1.95 V		-4	m ^	
OHS	Static high-level output current?	V_{CC} = 2.3 V to 2.7 V		-8	IIIA	
	Low-level input voltage Input voltage Output voltage Static high-level output current [†]	V_{CC} = 3 V to 3.6 V		-12		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2		
	Static low lovel output current [†]	V _{CC} = 1.65 V to 1.95 V		4	m۸	
OLS		V_{CC} = 2.3 V to 2.7 V		8	IIIA	
		$V_{CC} = 3 V \text{ to } 3.6 V$		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V	
TA	Operating free-air temperature		-40	85	°C	

[†] Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number **SCEA006**, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number **SCEA009**.

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES150E – DECEMBER 1998 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS V _{CC}	ΜΙΝ ΤΥΡ [†] ΜΑΧ	UNIT
		I _{OHS} = -100 μA	1.4 V to 3.6 V	V _{CC} -0.2	
VOH VOL II Control inputs IBHL [‡] IBHH [§] IBHHO [¶]	$I_{OHS} = -2 \text{ mA}, \qquad V_{IH} =$	0.91 V 1.4 V	1.05]	
∨он		$I_{OHS} = -4 \text{ mA}, \qquad V_{IH} =$	1.07 V 1.65 V	1.2	V
		$I_{OHS} = -8 \text{ mA}, \qquad V_{IH} =$	1.7 V 2.3 V	1.75	1
		$I_{OHS} = -12 \text{ mA}, \qquad V_{IH} =$	2 V 3 V	2.3	1
		I _{OLS} = 100 μA	1.4 V to 3.6 V	0.2	
		$I_{OLS} = 2 \text{ mA}, \qquad V_{IL} =$	0.49 V 1.4 V	0.4]
VOL		$I_{OLS} = 4 \text{ mA}, \qquad V_{IL} =$	0.57 V 1.65 V	0.45	V
		$I_{OLS} = 8 \text{ mA}, \qquad V_{IL} =$	0.7 V 2.3 V	0.55	1
		$I_{OLS} = 12 \text{ mA}, \qquad V_{IL} =$	0.8 V 3 V	0.7	1
Ц	Control inputs	$V_{I} = V_{CC}$ or GND	3.6 V	±2.5	μA
		V _I = 0.57 V	1.65 V	25	
IBHL‡		V _I = 0.7 V	2.3 V	45	μΑ
VI = 0.8 V		3 V	75		
		VI = 1.07 V	1.65 V	-25	
^I ВНН [§]	I _{ВНН} §	VI = 1.7 V	2.3 V	-45	μΑ
		V _I = 2 V	3 V	-75	
			1.95 V	200	
IBHLC	P	$V_I = 0$ to V_{CC}	2.7 V	300	μΑ
			3.6 V	500	1
			1.95 V	-200	
Івнно	D [#]	$V_I = 0$ to V_{CC}	2.7 V	-300	μA
			3.6 V	-500	
loff		$V_I \text{ or } V_O = 3.6 \text{ V}$	0	±10	μΑ
loz		$V_{O} = V_{CC} \text{ or } GND$	3.6 V	±10	μA
Icc		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$) 3.6 V	40	μΑ
	Control in puto		2.5 V		
.	Control inputs		3.3 V]
Ci	Data inputa	VI = VCC OF GND	2.5 V] pr
			3.3 V		
<u> </u>	Outputo		2.5 V		n E
⁰	Outputs	vO = vCC or GND	3.3 V		

[†] Typical values are measured at $T_A = 25^{\circ}C$.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and _ then lowering it to V_{IH} min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.



SN74AVCH16244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES150E - DECEMBER 1998 - REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	TER FROM TO (OUTPUT)		V _{CC} = 1.2 V	V _{CC} = ± 0.	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
^t pd	А	Y										ns
t _{en}	ŌĒ	Y										ns
^t dis	OE	Y										ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V		
		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	C = 0 f = 10 MHz				ъĘ
Cpd	capacitance	Outputs disabled	$C_{L} = 0$, $I = I \cup I V I \square Z$				рг



SN74AVCH16244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES150E - DECEMBER 1998 - REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tpLz and tpHz are the same as tdis. F. tpzL and tpzH are the same as ten.
 - G. tpI H and tpHI are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms







- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- *EPIC*TM (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V V_{CC}
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 250 mA Per JESD 78
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.





This 16-bit (dual octal) noninverting bus transceiver is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC16245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES142L – JULY 1998 – REVISED FEBRUARY 2000

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16245 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG C	DGG OR DGV PACKAGE (TOP VIEW)							
1 dir [$_{1}$ U	48] 1 <u>0</u> E					
1B1 🛛	2	47] 1A1					
1B2	3	46	1A2					
GND [4	45	GND					
1B3 🛛	5	44	1A3					
1B4 🛛	6	43] 1A4					
V _{CC} [7	42] v _{cc}					
1B5	8	41	1A5					
1B6 🛛	9	40	1A6					
gnd [10	39] GND					
1B7 🛛	11	38	1A7					
1B8	12	37	1A8					
2B1 🛛	13	36	2A1					
2B2 🛛	14	35	2A2					
GND [15	34] GND					
2B3 🛛	16	33	2A3					
2B4 🛛	17	32	2A4					
v _{cc} [18	31] v _{cc}					
2B5 🛛	19	30	2A5					
2B6 [20	29	2A6					
GND [21	28	GND					
2B7 [22	27	2A7					
2B8 [23	26	2A8					
2DIR [24	25	20E					

FUNCTION TABLE (each 8-bit transceiver)

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	н	A data to B bus
н	Х	Isolation



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels

2DIR 24 25 20E 2A1 3613 2B1

To Seven Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}
when the output is in the high-impedance or power-off state, V _O (see Note 1)–0.5 V to 4.6 V
voltage range applied to any input/output
when the output is in the right of low state, v_0 (see Notes 1 and 2)0.5 v to $v_{CC} + 0.5$ v
Input clamp current, I_{IK} (V _I < 0)
Output clamp current, I_{OK} ($V_O < 0$)
Continuous output current, I _O ±50 mA
Continuous current through each V _{CC} or GND
Package thermal impedance, θ_{JA} (see Note 3): DGG package
DGV package
Storage temperature range, T _{stg}

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vee	Supply veltage	Operating	1.4	3.6	N
VCC	Supply voltage	Data retention only	1.2		V
		V _{CC} = 1.2 V	VCC		
	V _{CC} Supply voltage V _{IH} High-level input voltage V _{IL} Low-level input voltage V _I Input voltage V _O Output voltage I _{OHS} Static high-level output current [†] I _{OLS} Static low-level output current [†]	$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$		
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V
		V_{CC} = 2.3 V to 2.7 V	1.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$	2		
		V _{CC} = 1.2 V		GND	
	VC VC VIL Low-level input voltage VC VC	V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$	V
VIL	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
		V_{CC} = 2.3 V to 2.7 V		0.7	
VI		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	3.6	V
Ve	Output voltage	Active state	0	VCC	V
V0	Ouput vohage	3-state	0	3.6	v
		V _{CC} = 1.4 V to 1.6 V		-2	
	Ctatic high loval output ourrent [†]	V _{CC} = 1.65 V to 1.95 V		-4	
OHS	Static high-level output current?	V_{CC} = 2.3 V to 2.7 V		-8	ma
		$\begin{tabular}{ c c c c c } \hline Data retention only & 1.2 \\ \hline V_{CC} = 1.2 \ V & V_{CC} \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0.65 \times V_{CC} \\ \hline V_{CC} = 1.65 \ V to 1.95 \ V & 0.65 \times V_{CC} \\ \hline V_{CC} = 2.3 \ V to 2.7 \ V & 1.7 \\ \hline V_{CC} = 3 \ V to 3.6 \ V & 2 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0.35 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0.35 \\ \hline V_{CC} = 2.3 \ V to 2.7 \ V & 0.35 \\ \hline V_{CC} = 2.3 \ V to 2.7 \ V & 0.35 \\ \hline V_{CC} = 3 \ V to 3.6 \ V & 0 \\ \hline V_{CC} = 3 \ V to 3.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0.35 \\ \hline V_{CC} = 2.3 \ V to 2.7 \ V & 0 \\ \hline V_{CC} = 3 \ V to 3.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.65 \ V to 1.95 \ V & 0 \\ \hline V_{CC} = 1.65 \ V to 1.95 \ V & 0 \\ \hline V_{CC} = 2.3 \ V to 2.7 \ V & 0 \\ \hline V_{CC} = 2.3 \ V to 3.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 3 \ V to 3.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 1.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 3.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 3.6 \ V & 0 \\ \hline V_{CC} = 1.4 \ V to 3.6 \ V & 0 \\ \hline \end{array}$	-12		
		V _{CC} = 1.4 V to 1.6 V		2	
	Ctatia law laval autout aurrant [†]	V _{CC} = 1.65 V to 1.95 V		4	
IOLS	$\frac{V_{C}}{V_{C}}$ $\frac{V_{C}}{V$	V_{CC} = 2.3 V to 2.7 V		8	IIIA
		$V_{CC} = 3 V \text{ to } 3.6 V$		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V
ТА	Operating free-air temperature		-40	85	°C

⁺ Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number **SCEA006**, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number **SCEA009**.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES142L – JULY 1998 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	Vcc	MIN TYP [†]	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.2			
$V_{OH} = \frac{V_{CC}}{V_{OH}} = \frac{V_{CC}}{V_{CC}} = \frac{V_{CC}}{V_{CC$								
∨он		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2		V	
		$I_{OHS} = -8 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3			
		I _{OLS} = 100 μA		1.4 V to 3.6 V		0.2		
		I _{OLS} = 2 mA,	V _{IL} = 0.49 V	1.4 V		0.4		
V _{OL}		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V		0.45	V	
		I _{OLS} = 8 mA,	V _{IL} = 0.7 V	2.3 V		0.55		
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V		0.7		
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V		±2.5	μΑ	
loff		$V_I \text{ or } V_O = 3.6 \text{ V}$		0		±10	μA	
loz‡		$V_O = V_{CC}$ or GND,	$V_{I}(\overline{OE}) = V_{CC}$	3.6 V		±12.5	μA	
ICC	_	$V_I = V_{CC}$ or GND,	IO = 0	3.6 V		40	μA	
<u>.</u>	Control inputo			2.5 V	3		ъĒ	
Ci	Control inputs	vI = vCC or GND		3.3 V	3		рг	
C.	A or B ports			2.5 V	9		рĒ	
U0				3.3 V	9		PΓ	

[†] Typical values are measured at $T_A = 25^{\circ}C$.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER			V _{CC} = 1.2 V	V _{CC} = ± 0.	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	= ۷ _{CC} ۷ ± 0.	3.3 V 3 V	UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	B or A	3.9	0.8	4	0.7	3	0.6	1.9	0.5	1.7	ns
t _{en}	ŌĒ	A or B	8.4	1.5	9.2	1.4	7	1	4.3	0.7	3.7	ns
^t dis	ŌE	A or B	8.4	2.3	9.3	2.2	7	1.1	4	1.2	3.9	ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		PARAMETER TEST CONDITIONS				V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	
		TEST CONDITIONS		TYP	TYP	TYP	UNIT			
<u> </u>	Power dissipation	Outputs enabled	$C_{1} = 0$	f _ 10 M⊔→	35	38	44	ъĒ		
Cpd	capacitance	Outputs disabled	CL = 0,	= 0, I = 10 IVIPIZ	6	6	7	рг		





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PIH} and t_{PHI} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74AVC16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES142L – JULY 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PIH} and t_{PHI} are the same as t_{pd} .

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES142L - JULY 1998 - REVISED FEBRUARY 2000



NOTES: A. CI includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.

- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V V_{CC}
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.





This 16-bit (dual-octal) noninverting bus transceiver is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVCH16245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVCH16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES151E – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVCH16245 is characterized for operation from –40°C to 85°C.

terminal assignments

DGG OR DGV PACKAGE							
(TOP VIEW)							
1DIR 1B1 1B2 GND 1B3 1B4	1 2 3 4 5 6 7	48 10E 47 1A1 46 1A2 45 GND 44 1A3 43 1A4 42 Voo					
1B5	, 8 9	41 1A5					
GND [1B7 [1B8 [10 11 12	39 GND 38 1A7 37 1A8					
2B1 2B2	12 13 14	36 2A1 35 2A2					
GND [2B3 [2B4 [15 16 17	34 GND 33 2A3					
V _{CC}	17 18 19	31 V _{CC} 30 2A5					
286 L GND [287 [288 [20 21 22 23	29 2A6 28 GND 27 2A7					
2DIR [24	25 2 <u>76</u> 25 2 <u>0E</u>					

FUNCTION TABLE (each 8-bit transceiver)

		. ,
INPUTS		
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
н	Х	Isolation



logic symbol[†]



PRODUCT PREVIEW

 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



2DIR 24 25 2OE 2A1 36 13 2B1

To Seven Other Channels

To Seven Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}
Voltage range applied to any input/output
when the output is in the high-impedance or power-off state, V _O (see Note 1)–0.5 V to 4.6 V Voltage range applied to any input/output
when the output is in the high or low state, V_O (see Notes 1 and 2)0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} (V _I < 0) -50 mA
Continuous output current, I _O
Continuous current through each V _{CC} or GND
DGV package
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.

SN74AVCH16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES151E - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vee	Supply voltogo	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		v	
		V _{CC} = 1.2 V	VCC			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V	
		V_{CC} = 2.3 V to 2.7 V	1.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$	2			
		V _{CC} = 1.2 V		GND		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V	
		V_{CC} = 2.3 V to 2.7 V		0.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	3.6	V	
Ve	Output voltage	Active state	0	VCC	V	
V0	Output voltage	3-state	0	3.6	v	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2		
	o	V _{CC} = 1.65 V to 1.95 V		-4		
OHS	Static high-level output current	V_{CC} = 2.3 V to 2.7 V		-8	mA	
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12	1	
		V _{CC} = 1.4 V to 1.6 V		2		
	Static law layed autout autout	V _{CC} = 1.65 V to 1.95 V		4	mA	
OLS	Static low-level output current i	V_{CC} = 2.3 V to 2.7 V		8		
		$V_{CC} = 3 V \text{ to } 3.6 V$		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 1.4 \text{ V to } 3.6 \text{ V}$		5	ns/V	
ТА	Operating free-air temperature		-40	85	°C	

⁺ Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVCH16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES151E - DECEMBER 1998 - REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	Vcc	MIN	TYP† MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0	.2		
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05			
∨он		$I_{OHS} = -4 \text{ mA},$	VIH = 1.07 V	1.65 V	1.2		V	
		$I_{OHS} = -8 \text{ mA},$	VIH = 1.7 V	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3			
		I _{OLS} = 100 μA		1.4 V to 3.6 V		0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V		0.4		
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V		0.45	V	
		I _{OLS} = 8 mA,	V _{IL} = 0.7 V	2.3 V		0.55		
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V		0.7		
Ц	Control inputs	V _I = V _{CC} or GND		3.6 V		±2.5	μA	
	•	V _I = 0.57 V		1.65 V	25			
IBHL‡		V _I = 0.7 V	V _I = 0.7 V V _I = 0.8 V		45		μA	
		V _I = 0.8 V			75			
		V _I = 1.07 V		1.65 V	-25		μA	
I _{BHH} §		VI = 1.7 V	V _I = 1.7 V		-45			
		V _I = 2 V		3 V	-75			
			$V_{I} = 0$ to V_{CC}		200		μA	
IBHLO	P	$V_I = 0$ to V_{CC}			300			
					500			
				1.95 V	-200			
Івннс	o [#]	$V_I = 0$ to V_{CC}		2.7 V	-300		μA	
				3.6 V	-500		1	
V_{I} or $V_{O} = 3.6 V$		0		±10	μA			
IOZ		$V_{O} = V_{CC} \text{ or } GND$		3.6 V		±12.5	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V		40	μA	
				2.5 V				
	Control inputs	vI = vCC of GND		3.3 V			p⊦	
0	A an D manta			2.5 V			_	
C _{io} A or B ports		$v_{O} = v_{CC} \text{ or } GND$		3.3 V			р⊢	

[†] Typical values are measured at $T_A = 25^{\circ}C$.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to VIL max.

§ The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

[#] An external driver must sink at least I_{BHHO} to switch this node from high to low.

|| For I/O ports, the parameter IOZ includes the input leakage current.



SN74AVCH16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES151E - DECEMBER 1998 - REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM TO	TO V _{CC} = 1.2 V	V _{CC} = 1.5 V V _{CC} ± 0.1 V ± 0		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	B or A										ns
t _{en}	ŌE	A or B										ns
^t dis	ŌĒ	A or B										ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
		TEST CONDITIONS	TYP	TYP	TYP		
	Power dissipation	Outputs enabled	C = 0 f = 10 MHz				۶E
Cpd	capacitance Outputs disabled		$C_{L} = 0, T = TO MHZ$				рг



SN74AVCH16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES151E – DECEMBER 1998 – REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as t_{pd} .







- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as t_{en} .
 - G. t_{PIH} and t_{PHI} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



PRODUCT PREVIEW



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 4. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.



Figure 1. Output Voltage vs Output Current

This 12-bit to 24-bit registered bus exchanger is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC16269 is used in applications in which two separate ports must be multiplexed onto, or demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



description (continued)

The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables (OEA, OEB1, OEB2).

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible, and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to \overline{OE} being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16269 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG OR DGV PACKAGE (TOP VIEW)						
		υ		L		
OEA	1	•	56	OEB2		
OEB1	2		55	CLKENA2		
2B3 [3		54	2B4		
GND	4		53	GND		
2B2	5		52	2B5		
2B1	6		51	2B6		
V _{CC}	7		50]v _{cc}		
A1 [8		49	2B7		
A2 [9		48	2B8		
A3 [10		47	2B9		
GND [11		46	GND		
A4 [12		45	2B10		
A5 [13		44	2B11		
A6 [14		43	2B12		
A7 [15		42]1B12		
A8 [16		41]1B11		
A9 [17		40]1B10		
GND [18		39	GND		
A10 [19		38]1B9		
A11 [20		37]1B8		
A12 [21		36]1B7		
V _{CC} [22		35]v _{cc}		
1B1 [23		34]1B6		
1B2 [24		33] 1B5		
GND [25		32	GND		
1B3 [26		31]1B4		
NC [27		30	CLKENA1		
SEL [28		29] CLK		

NC - No internal connection



Function Tables

OUTPUT ENABLE

	INPUTS		OUT	PUTS
CLK	OEA	OEB	Α	1B, 2B
↑	Н	Н	Z	Z
↑	н	L	Z	Active
↑	L	Н	Active	Z
↑	L	L	Active	Active

A-TO-B STORAGE ($\overline{OEB} = L$)

	OUTI	PUTS			
CLKENA1	CLKENA2	CLK	Α	1B	2B
Н	Н	Х	Х	1B0 [†]	2B0†
L	Х	\uparrow	L	L	Х
L	Х	\uparrow	Н	н	Х
Х	L	\uparrow	L	Х	L
Х	L	\uparrow	н	Х	н

[†]Output level before the indicated steady-state input conditions were established

				, ,			
	INPUTS						
CLK	SEL	1B	2B	A			
Х	Н	Х	Х	A0 [†]			
х	L	Х	Х	A ₀ †			
↑	н	L	Х	L			
↑	н	Н	Х	н			
↑	L	Х	L	L			
↑	L	Х	н	н			

B-TO-A STORAGE ($\overline{OEA} = L$)

[†] Output level before the indicated steady-state input conditions were established



SCES152F - DECEMBER 1998 - REVISED FEBRUARY 2000

logic diagram (positive logic)





SCES152F - DECEMBER 1998 - REVISED FEBRUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any input/output when the output	
is in the high-impedance or power-off state, V_O (see Note 1) .	\ldots –0.5 V to 4.6 V
Voltage range applied to any input/output when the output	
is in the high or low state, V _O (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package .	64°C/W
DGV package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCES152F - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT				
Vcc	Supply voltogo	Operating	1.4	3.6	V				
	Supply voltage	Data retention only	1.2		v				
VIH		V _{CC} = 1.2 V	VCC						
	High-level input voltage	$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$		V				
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$						
		V_{CC} = 2.3 V to 2.7 V	1.7						
		$V_{CC} = 3 V \text{ to } 3.6 V$	2						
		V _{CC} = 1.2 V		GND					
VIL	Low-level input voltage	V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$					
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V				
		V_{CC} = 2.3 V to 2.7 V		0.7	0.7				
		$V_{CC} = 3 \vee to 3.6 \vee$		0.8					
VI	Input voltage		0	3.6	V				
Vo	Output voltage	Active state	0	VCC	V				
	Output voltage	3-state	0	3.6	v				
Iонs	Static high-level output current [†]	V _{CC} = 1.4 V to 1.6 V		-2					
		V _{CC} = 1.65 V to 1.95 V		-4					
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	- IIIA				
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12					
IOLS	Static low-level output current [†]	V _{CC} = 1.4 V to 1.6 V		2					
		V _{CC} = 1.65 V to 1.95 V		m۸					
		V_{CC} = 2.3 V to 2.7 V		8	IIIA				
		$V_{CC} = 3 V \text{ to } 3.6 V$		12					
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V				
ТА	Operating free-air temperature	-	-40	85	°C				

[†] Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number **SCEA006**, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number **SCEA009**.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCES152F - DECEMBER 1998 - REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	Vcc	MIN TYP [†]	MAX	UNIT			
VOH		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.2				
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2		V		
		I _{OHS} = -8 mA,	V _{IH} = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3				
V _{OL}		I _{OLS} = 100 μA		1.4 V to 3.6 V		0.2	2 4 5 V		
		I _{OLS} = 2 mA,	V _{IL} = 0.49 V	1.4 V		0.4			
		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V		0.45			
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V		0.55	5		
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V		0.7			
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V		±2.5	μΑ		
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0		±10	μA		
loz‡		$V_{O} = V_{CC} \text{ or } GND$		3.6 V		±12.5	μΑ		
Icc		$V_I = V_{CC}$ or GND,	I ^O = 0	3.6 V		40	μΑ		
	Control inputs			2.5 V			ьE		
				3.3 V			Ы		
0	A or B ports			2.5 V			ъĒ		
Cio				3.3 V			рг		

[†] Typical values are measured at $T_A = 25^{\circ}C$.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V _{CC} = 1.2V		V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock} Clock frequency												MHz	
tw	N Pulse duration, CLK high or low												ns
	Setup time	A data before CLK↑											ns
		B data before CLK↑											
t _{su}		SEL before CLK↑											
		CLKENA1 or CLKENA2 before CLK↑											
		OE before CLK↑											
th	Hold time	A data after CLK↑											ns
		B data after CLK↑											
		SEL after CLK↑											
		CLKENA1 or CLKENA2 after CLK↑											
		OE after CLK↑											


SCES152F – DECEMBER 1998 – REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		$\begin{array}{c} \text{V}_{\text{CC}} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array}$		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax												MHz
tool	CLK	В										200
чра		A										113
+	CLK	В										200
¹ en	CLK	A										115
*	CLK	В										200
¹ dis	CLK	A										115

switching characteristics, T_A = 0°C to 85°C, C_L = 0 pF^{\dagger}

PARAMETER	FROM		V _{CC} = ± 0.1	3.3 V 5 V	UNIT
		(001401)	MIN	MAX	1
+ .	CL K	В			20
٢pd	OLK .	A			115

[†] Texas Instruments SPICE simulation data

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CO		V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V		
			TEST CONDITIONS		TYP	TYP	TYP		
<u> </u>	Power dissipation	Outputs enabled	$C_{1} = 0$	f _ 10 MHz				۶Ē	
Cpd	capacitance	Outputs disabled	CL = 0,					ρг	



SCES152F - DECEMBER 1998 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tpLz and tpHz are the same as tdis. F. tpzL and tpzH are the same as ten.
 - G. tpI H and tpHI are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCES152F – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



SCES152F - DECEMBER 1998 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tpLz and tpHz are the same as tdis. F. tpzL and tpzH are the same as ten.
 - G. tpI H and tpHI are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms





SCES152F - DECEMBER 1998 - REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications

- I_{off} Supports Partial-Power-Down Mode Operation
- Ideal for Use in PC133 Registered DIMM Applications
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.





This 16-bit universal bus driver is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. When \overline{LE} is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16334 **16-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS SCES154G – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16334 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG OR DGV PACKAGE (TOP VIEW)								
			1					
OE	1	48	Сгк					
Y1 [2	47] A1					
Y2 [3	46	A2					
GND [4	45	GND					
Y3[5	44	A 3					
Y4 [6	43	A 4					
V _{CC} [7	42	V _{CC}					
Y5 [8	41	A5					
Y6 [9	40	A 6					
gnd [10	39	GND					
Y7 [11	38] A7					
Y8 [12	37	A 8					
Y9 [13	36	A 9					
Y10	14	35	A10					
GND [15	34	GND					
Y11 [16	33	A11					
Y12	17	32	A12					
V _{CC} [18	31] v _{cc}					
Y13	19	30	A13					
Y14 🛛	20	29	A14					
GND [21	28] GND					
Y15 🛛	22	27	A15					
Y16 🛛	23	26	A16					
NC [24	25						

NC - No internal connection

	(each	universal	bus dri	ver)
	INF	UTS		OUTPUT
OE	LE	Y		
Н	Х	Х	Х	Z
L	L	Х	L	L
L	L	Х	Н	н
L	Н	\uparrow	L	L
L	Н	\uparrow	Н	н
L	н	L or H	Х	Y0 [†]

FUNCTION TABLE

[†] Output level before the indicated steady-state input conditions were established



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN74AVC16334 **16-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS

SCES154G - DECEMBER 1998 - REVISED FEBRUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high-impedance or power-off state, V _O	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V_{O}	
(see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
DGV package	58°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVC16334 **16-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS

SCES154G - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vaa	Supply veltage	Operating	1.4	3.6	V
VCC	Supply voltage	Data retention only	1.2		V
		V _{CC} = 1.2 V	VCC		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$		
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V
		V_{CC} = 2.3 V to 2.7 V	1.7		
		V_{CC} = 3 V to 3.6 V	2		
		V _{CC} = 1.2 V		GND	
		V _{CC} = 1.4 V to 1.6 V		$0.35 imes V_{CC}$	
VIL	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V		0.7	
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	1
VI	Input voltage		0	3.6	V
Vo		Active state	0	VCC	V
V0	Output voltage	3-state	0	3.6	v
		V _{CC} = 1.4 V to 1.6 V		-2	
	Static high lovel output ourrent [†]	V _{CC} = 1.65 V to 1.95 V		-4	m ^
OHS	Static high-level output current	V_{CC} = 2.3 V to 2.7 V		-8	
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2	
	Statia low loval output ourrant [†]	V _{CC} = 1.65 V to 1.95 V		4	m /
IOLS	Static low-level output current?	V_{CC} = 2.3 V to 2.7 V		8	IIIA
		$V_{CC} = 3 V \text{ to } 3.6 V$		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 1.4 \text{ V to } 3.6 \text{ V}$		5	ns/V
TA	Operating free-air temperature		-40	85	°C

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16334 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES154G – DECEMBER 1998 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	Vcc	MIN TYP	MAX	UNIT
		I _{OHS} = -100 μA	1.4 V to 3.6 V	V _{CC} -0.2		
		$I_{OHS} = -2 \text{ mA}, \qquad V_{IH} = 0.91 \text{ V}$	1.4 V	1.05		
∨он		$I_{OHS} = -4 \text{ mA}, \qquad V_{IH} = 1.07 \text{ V}$	1.65 V	1.2		V
		$I_{OHS} = -8 \text{ mA}, \qquad V_{IH} = 1.7 \text{ V}$	2.3 V	1.75		
		$I_{OHS} = -12 \text{ mA}, \qquad V_{IH} = 2 \text{ V}$	3 V	2.3		
		I _{OLS} = 100 μA	1.4 V to 3.6 V		0.2	
		$I_{OLS} = 2 \text{ mA},$ $V_{IL} = 0.49 \text{ V}$	1.4 V		0.4	
VOL		$I_{OLS} = 4 \text{ mA}, \qquad V_{IL} = 0.57 \text{ V}$	1.65 V		0.45	V
		$I_{OLS} = 8 \text{ mA}, \qquad V_{IL} = 0.7 \text{ V}$	2.3 V		0.55	
		$I_{OLS} = 12 \text{ mA}, \qquad V_{IL} = 0.8 \text{ V}$	3 V		0.7	
Ц	Control inputs	$V_{I} = V_{CC}$ or GND	3.6 V		±2.5	μA
l _{off}		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$	0		±10	μA
IOZ		$V_{O} = V_{CC}$ or GND	3.6 V		±10	μΑ
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		40	μΑ
	CI K input		2.5 V		1	
			3.3 V		1	
C.	Control inputs		2.5 V		1	nE
	Control inputs		3.3 V		1	μ
	Data inputa		2.5 V	2.	5	
			3.3 V	2.	5	
6	Outputo		2.5 V	6.	5	ъĘ
0	Outputs		3.3 V	6.	5	рг

[†] Typical values are measured at $T_A = 25^{\circ}C$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

			V _{CC} = 1.2 V		V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock freq	uency							150		150		150	MHz
t _w Pulse duration		LE low						3.3		3.3		3.3		50
		CLK high or low						3.3		3.3		3.3		115
	-	Data before CLK↑		1		0.8		0.7		0.7		0.7		
t _{su}	Setup	Data before <u>LE</u> ↑	CLK high	1.5		1.4		0.9		0.9		0.9		ns
se t _{su tin}	unio		CLK low	2.7		1.6		1.2		1		1		
t _h	Hold time	Data after C	LK↑	1.3		1.1		0.9		0.8		0.7		ns
+.	Hold	Data	CLK high	2.2		1.9		1.7		1.5		1.5		ns
۳	time	after LE↑	CLK low	2.4		1.8		1.6		1.4		1.3		ns



SN74AVC16334 **16-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS

SCES154G - DECEMBER 1998 - REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 1.2 V	C = 1.2 V VCC = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax						150		150		150		MHz
	A		5.3	1.2	6.2	1.5	4.9	1	3.2	0.9	2.5	
^t pd	LE	Y	7	2.2	9.7	1.8	7.5	1.5	4.9	0.8	4	ns
	CLK		6	1.9	7.8	1.6	6	1.1	3.7	1	3.1	
t _{en}	OE	Y	7.9	2.4	10.2	1.6	8.8	1.5	6.7	1	6.2	ns
^t dis	OE	Y	7.7	2.1	10.3	1.5	8.4	1.2	5.3	1	5.3	ns

switching characteristics, $T_A = 0^{\circ}C$ to $85^{\circ}C$, $C_L = 0 \text{ pF}^{\dagger}$

PARAMETER	FROM (INPLIT)		V _{CC} = ± 0.1	UNIT	
		(8811 81)	MIN	MAX	
÷ .	A	×	0.6	1.3	20
чра	CLK	Ť	0.7	1.5	ns

[†] Texas Instruments SPICE simulation data

operating characteristics, $T_A = 25^{\circ}C$

DADAMETED				V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V		
	PARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	C 0 _ f _ 10 MH	45	48	52	ъĒ	
Cpd capacitance		Outputs disabled	$C_{L} = 0, I = I0 M \Pi.$	23	25	28	рг	



SN74AVC16334 **16-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS

SCES154G – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tpLz and tpHz are the same as tdis.
 - F. tp71 and tp7H are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



SN74AVC16334 **16-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS

SCES154G – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. t_{PZI} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16334 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES154G – DECEMBER 1998 – REVISED FEBRUARY 2000

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 V \pm 0.3 V$ $\odot 2 \times V_{CC}$ TEST **S1** O Open **500** Ω From Output Open tpd $(\land \land$ **Under Test** $2 \times V_{CC}$ tPLZ/tPZL GND $C_{L} = 30 \, pF$ tPHZ/tPZH **500** Ω (see Note A) -LOAD CIRCUIT tw Vcc V_{CC}/2 V_{CC}/2 Input Vcc Timing 0 V V_{CC}/2 Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t_{su} th Vcc Data Output V_{CC}/2 V_{CC}/2 VCC Input Control 0 V V_{CC}/2 V_{CC}/2 (low-level **VOLTAGE WAVEFORMS** enabling) 0 V SETUP AND HOLD TIMES ^tPLZ ^tPZL Output Vcc Vcc Waveform 1 V_{CC}/2 Input V_{CC}/2 V_{CC}/2 S1 at $2 \times V_{CC}$ V_{OL} + 0.3 V VOL (see Note B) 0 V tPZH · ^tPHZ ^tPLH ^tPHL Output Уон VOH Waveform 2 V_{OH} - 0.3 V CC/2 V_{CC}/2 Output /_{CC}/2 S1 at GND 0 V (see Note B) VOL VOLTAGE WAVEFORMS **VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{P7I} and t_{P7H} are the same as t_{en} .
 - G. tpLH and tpHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications

- I_{off} Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.





This 16-bit transparent D-type latch is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16373 **16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCES156F - DECEMBER 1998 - REVISED FEBRUARY 2000

description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16373 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG OR DGV PACKAGE (TOP VIEW)						
			L			
10E [1	48	J 1LE			
1Q1 [2	47	1D1			
1Q2 [3	46	1D2			
GND [4	45	GND			
1Q3 [5	44] 1D3			
1Q4 [6	43] 1D4			
V _{CC} [7	42] V _{CC}			
1Q5 [8	41] 1D5			
1Q6 [9	40] 1D6			
GND [10	39] GND			
1Q7 [11	38] 1D7			
1Q8 [12	37] 1D8			
2Q1 [13	36	2D1			
2Q2 [14	35] 2D2			
GND [15	34] GND			
2Q3 [16	33] 2D3			
2Q4 [17	32	2D4			
V _{CC} [18	31] v _{cc}			
2Q5 [19	30] 2D5			
2Q6 [20	29] 2D6			
GND [21	28] GND			
2Q7 [22	27] 2D7			
2Q8 [23	26] 2D8			
2 <u>0</u> [24	25] 2LE			



SN74AVC16373 **16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCES156F – DECEMBER 1998 – REVISED FEBRUARY 2000

FUNCTION TABLE (each 8-bit latch)								
	INPUTS OUTPUT							
OE	LE	D	Q					
L	Н	Н	Н					
L	Н	L	L					
L	L	Х	Q ₀					
Н	Х	Х	Z					

logic symbol[†]

1 <mark>0E</mark>	1	1EN			
11 F	48	C3			
205	24				
20E	25				
ZLE		104			
454	47	<u></u>		2	404
1D1	46	30	1 🗸	3	1Q1
1D2	44	ļ		5	1Q2
1D3	43			6	1Q3
1D4	41			8	1Q4
1D5	40	I		9	1Q5
1D6	38	ļ		11	1Q6
1D7	37	ļ		12	1Q7
1D8	36	·		13	1Q8
2D1	35	4D	2 ▽	14	2Q1
2D2	33			16	2Q2
2D3	32	ļ		17	2Q3
2D4	30			19	2Q4
2D5	29			20	2Q5
2D6	27	·		22	2Q6
2D7				23	2Q7
2D8					2Q8

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN74AVC16373 **16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS

SCES156F - DECEMBER 1998 - REVISED FEBRUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V_{O}	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V_{O}	
(see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	70°C/W
DGV package	58°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVC16373 **16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCES156F – DECEMBER 1998 – REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vaa	Supply veltage	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		V	
		V _{CC} = 1.2 V	VCC			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
		V_{CC} = 2.3 V to 2.7 V	1.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$	2			
		V _{CC} = 1.2 V		GND		
		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V	
		V_{CC} = 2.3 V to 2.7 V		0.7		
		V _{CC} = 3 V to 3.6 V		0.8		
VI	Input voltage		0	3.6	V	
Ve	Output voltage	Active state	0	VCC	V	
V0	Oupur vohage	3-state	0	3.6	v	
		V _{CC} = 1.4 V to 1.6 V		-2		
	Ctatic high loval output outpatt	V _{CC} = 1.65 V to 1.95 V		-4		
OHS	Static high-level output current?	V_{CC} = 2.3 V to 2.7 V		-8	mA	
		V_{CC} = 3 V to 3.6 V		-12		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2		
	Static low lovel output ourrent [†]	V _{CC} = 1.65 V to 1.95 V		4	m 4	
IOLS		V_{CC} = 2.3 V to 2.7 V		8	mA	
		V_{CC} = 3 V to 3.6 V		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V	
TA	Operating free-air temperature		-40	85	°C	

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16373 **16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCES156F – DECEMBER 1998 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0	.2			
		I _{OHS} = -2 mA,	V _{IH} = 0.91 V	1.4 V	1.05				
∨он		I _{OHS} = -4 mA,	V _{IH} = 1.07 V	1.65 V	1.2			V	
		I _{OHS} = –8 mA,	V _{IH} = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3				
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4		
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V	
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55		
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7		
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±2.5	μΑ	
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μA	
IOZ		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
	Control inputs			2.5 V		3			
C	Control inputs			3.3 V		3		ъĒ	
	Data inpute			2.5 V		2.5		μr	
	Data inputs	vI = vCC or GND		3.3 V		2.5			
C	Outpute			2.5 V		6.5		~	
<i>C</i> 0	Outputs		$V_O = V_{CC}$ or GND			6.5		р⊢	

[†] Typical values are measured at V_{CC} = 2.5 V and 3.3 V, T_A = 25°C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V _{CC} =	1.2 V	V _{CC} = ± 0.	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high					2.2		2		1.8		ns
t _{su}	Setup time, data before LE \downarrow	1.7		1.2		1.1		0.9		0.8		ns
t _h	Hold time, data after LE \downarrow	2		1.1		1.1		1.1		1		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM	TO	V _{CC} = 1.2 V	V _{CC} = ± 0.	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	= ۷ _{CC} ± 0.	3.3 V 3 V	UNIT
		(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
+ .	D	0	5.8	1.2	6.8	1	5.7	0.8	3.3	0.7	2.8	200
۲pd	LE	Q	7.2	1.4	8.3	1.1	6.6	0.8	4	0.7	3.2	115
t _{en}	ŌE	Q	7.4	1.6	8.8	1.6	6.7	1.4	4.3	0.7	3.4	ns
^t dis	ŌĒ	Q	8.4	2.5	9.4	2.3	7.8	1.3	4.2	1.2	3.9	ns



SN74AVC16373 **16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPU

SCES156F - DECEMBER 1998 - REVISED FEBRUARY 2000

operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	
	FARAINETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT
	Power dissipation	Outputs enabled	C 0 f _ 10 MHz	40	43	47	۳E
Cpd	capacitance	Outputs disabled	$C_{L} = 0$, $T = TO MHZ$	20	22	24	рг



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns. D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.





SN74AVC16373 **16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS

SCES156F - DECEMBER 1998 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tpLz and tpHz are the same as tdis. F. t_{PZI} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16373 **16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS

SCES156F - DECEMBER 1998 - REVISED FEBRUARY 2000



NOTES: A. CI includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tp71 and tp7H are the same as ten.
- G. tpLH and tpHL are the same as tpd.





- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.





This 16-bit transparent D-type latch is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVCH16373 is characterized for operation from -40°C to 85°C.

terminal assignments

PRODUCT PREVIEW

DGG OR DGV PACKAGE							
1 <u>0</u> [$_{1}$ \cup	48] 1LE				
1Q1 [2	47] 1D1				
1Q2 [3	46] 1D2				
GND [4	45] GND				
1Q3 [5	44] 1D3				
1Q4 [6	43] 1D4				
V _{CC} [7	42	Vcc				
1Q5 [8	41] 1D5				
1Q6 [9	40] 1D6				
GND [10	39	GND				
1Q7 [11	38] 1D7				
1Q8 [12	37] 1D8				
2Q1 [13	36	2D1				
2Q2 [14	35	2D2				
GND [15	34] GND				
2Q3 [16	33] 2D3				
2Q4 [17	32	2D4				
V _{CC} [18	31] ∨ _{CC}				
2Q5 [19	30	2D5				
2Q6 [20	29	2D6				
GND [21	28] GND				
2Q7 [22	27	2D7				
2Q8 [23	26] 2D8				
2 <mark>0E</mark> [24	25] 2LE				



SN74AVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCES157E – DECEMBER 1998 – REVISED FEBRUARY 2000

FUNCTION TABLE (each 8-bit latch) INPUTS OUTPUT Q LE OE D Н L Н Н L Н L L L L Х Q₀ Н Х Х Ζ

logic symbol[†]

1 <mark>0E</mark>	1	D 1EN	
11 E	48		
	24		
20E	25	ZEN	
2LE			
101	47		
102	46		<u> </u>
102	44		5
103	43		6
104	41		8
105	40		9
100	38		11
107	37		12
204	36	40	13
201	35	40 2	14
202	33		16
203	32		17
204	30		19
205	29		20
200	27		22
207	26		23

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN74AVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCES157E – DECEMBER 1998 – REVISED FEBRUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	0.5 V to 4.6 V 0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, V_{O}	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	70°C/W
DGV package	58°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVCH16373 **16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS

SCES157E - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vee	Supply voltage	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		v	
		V _{CC} = 1.2 V	V _{CC}			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
		V_{CC} = 2.3 V to 2.7 V	1.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$	2			
		V _{CC} = 1.2 V		GND		
	Low-level input voltage	V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$	V	
VIL		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
		V_{CC} = 2.3 V to 2.7 V		0.7		
		V _{CC} = 3 V to 3.6 V		0.8		
VI	Input voltage		0	3.6	V	
Ve	Output voltage	Active state	0	VCC	v	
V0	Output voltage	3-state	0	3.6		
		V _{CC} = 1.4 V to 1.6 V		-2	mA	
	Static high-level output current [†]	V _{CC} = 1.65 V to 1.95 V		-4		
OHS		V_{CC} = 2.3 V to 2.7 V		-8		
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2		
		V _{CC} = 1.65 V to 1.95 V		4	~ ^	
OLS	Static low-level output current i	V _{CC} = 2.3 V to 2.7 V		8	mA	
		$V_{CC} = 3 V \text{ to } 3.6 V$		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V	
-	On eventies of the event sectores		40	05	00	

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCES157E – DECEMBER 1998 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	Vcc	MIN	TYP†	MAX	UNIT		
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.	.2				
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05					
∨он		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V		
		I _{OHS} = -8 mA,	V _{IH} = 1.7 V	2.3 V	1.75					
		I _{OHS} = -12 mA,	V _{IH} = 2 V	3 V	2.3					
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2			
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4			
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V		
		I _{OLS} = 8 mA,	V _{IL} = 0.7 V	2.3 V			0.55			
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7			
Ц	Control inputs	V _I = V _{CC} or GND		3.6 V			±2.5	μA		
	-	V _I = 0.57 V		1.65 V	25					
IBHL‡		V _I = 0.7 V	2.3 V	45			μΑ			
		V _I = 0.8 V		3 V	75					
		V _I = 1.07 V	1.65 V	-25			μA			
IBHH§		V _I = 1.7 V	2.3 V	-45						
		V _I = 2 V	3 V	-75						
				1.95 V	200					
IBHLO		$V_I = 0$ to V_{CC}		2.7 V	300			μA		
			3.6 V	500						
				1.95 V	-200					
^І внно [#]		$V_I = 0$ to V_{CC}		2.7 V	-300			μA		
					-500			1		
loff		V _I or V _O = 3.6 V		0			±10	μA		
loz		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μA		
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA		
	Controlingute			2.5 V						
	Control inputs	VI = V _{CC} or GND		3.3 V				рF		
Ci	Data inputs			2.5 V						
				3.3 V						
6	Quitouto			2.5 V				~ -		
C ₀	Outputs	ACC OL GND		3.3 V				р⊢		

[†] Typical values are measured at $T_A = 25^{\circ}C$.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.



SN74AVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCES157E – DECEMBER 1998 – REVISED FEBRUARY 2000

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

	V _{CC} = 1.2 V		V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high or low											ns
t _{su}	Setup time, data before LE \downarrow											ns
t _h	Hold time, data after LE \downarrow											ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	V _{CC} = ± 0.	;C = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V	
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<u>ب</u> .	D	Q										20
чрd	LE											115
t _{en}	ŌĒ	Q										ns
^t dis	OE	Q										ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER				V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
			TEST CONDITIONS	TYP	TYP	TYP		
C _{pd}	Power dissipation Ou capacitance Ou	Outputs enabled						
		Outputs disabled	$C_{L} = 0$, $T = TO MHZ$				рг	



SN74AVCH16373 **16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS

SCES157E - DECEMBER 1998 - REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as t_{en} .
 - G. tp_I H and tp_{HI} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms


SN74AVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCES157E – DECEMBER 1998 – REVISED FEBRUARY 2000



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications

- I_{off} Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.





This 16-bit edge-triggered D-type flip-flop is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS

SCES158F – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

The SN74AVC16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs. OE can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16374 is characterized for operation from -40°C to 85°C.

terminal assignments

(TOP VIEW)									
1 <u>0</u> [48	1CLK						
1Q1 [2	47	1D1						
1Q2 [3	46	1D2						
gnd [4	45	GND						
1Q3 [5	44	1D3						
1Q4 [6	43	1D4						
V _{CC} [7	42	V _{CC}						
1Q5 [8	41	1D5						
1Q6	9	40	1D6						
GND [10	39	GND						
1Q7 [11	38	1D7						
1Q8 [12	37	1D8						
2Q1 [13	36	2D1						
2Q2 [14	35	2D2						
GND [15	34	GND						
2Q3 [16	33	2D3						
2Q4 [17	32	2D4						
V _{CC} [18	31	V _{CC}						
2Q5 [19	30	2D5						
2Q6 [20	29	2D6						
GND [21	28	GND						
2Q7 [22	27	2D7						
2Q8 [23	26	2D8						
2 <u>0e</u> [24	25	2CLK						



SN74AVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCES158F – DECEMBER 1998 – REVISED FEBRUARY 2000

FUNCTION TABLE (each 8-bit flip-flop)									
INPUTS OUTPUT									
OE CLK D Q									
L	\uparrow	Н	Н						
L	\uparrow	L	L						
L	H or L	Х	Q ₀						
н	Х	Х	7						

logic symbol[†]

			_	
1 <mark>0E</mark>	1	1EN		
1CI K	48	> C1		
205	24	2EN		
	25			
ZULN		- 62		
	47		<u> </u>	2
1D1	46	1D 1	V	- 1Q1 3
1D2	44		_	1Q2
1D3	43			- 1Q3
1D4	41		_	- 1Q4 8
1D5	40		_	9 1Q5
1D6	38		_	— 1Q6 11
1D7	37		_	— 1Q7 12
1D8	36		_	
2D1	35	2D 2		— 2Q1 14
2D2	33		_	— 2Q2 16
2D3	32		_	— 2Q3 17
2D4	30		_	
2D5	29	ļ	-	
2D6	27	ļ	-	2Q6 22
2D7	26		_	2Q7 23
2D8				— 2Q8

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN74AVC16374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS

SCES158F - DECEMBER 1998 - REVISED FEBRUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V_O	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	70°C/W
DGV package	58°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES158F - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
V _{CC} Supply voltage		Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		V	
		V _{CC} = 1.2 V	VCC			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
		V_{CC} = 2.3 V to 2.7 V	1.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$	2			
		V _{CC} = 1.2 V		GND		
		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V	
		V_{CC} = 2.3 V to 2.7 V		0.7		
		V _{CC} = 3 V to 3.6 V		0.8		
VI	Input voltage		0	3.6	V	
Ve	Output voltage	Active state	0	VCC	V	
V0	Oupur vohage	3-state	0	3.6	v	
		V _{CC} = 1.4 V to 1.6 V		-2		
	Ctatic high loval output outpatt	V _{CC} = 1.65 V to 1.95 V		-4		
OHS	Static high-level output current?	V_{CC} = 2.3 V to 2.7 V		-8	mA	
		V_{CC} = 3 V to 3.6 V		-12		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2		
	Static low lovel output ourrent [†]	V _{CC} = 1.65 V to 1.95 V		4	m 4	
OLS		V_{CC} = 2.3 V to 2.7 V		8	^{mA}	
		V_{CC} = 3 V to 3.6 V		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V	
TA	Operating free-air temperature		-40	85	°C	

[†] Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC[™]) Circuitry Technology and Applications*, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74AVC16374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS SCES158F – DECEMBER 1998 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.	2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
∨он		$I_{OHS} = -4 \text{ mA},$	VIH = 1.07 V	1.65 V	1.2			V	
		I _{OHS} = -8 mA,	V _{IH} = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3				
		l _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4		
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V	
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55		
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7		
Ц	Control inputs	$V_I = V_{CC}$ or GND		3.6 V			±2.5	μΑ	
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μA	
loz		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
	Control inputs			2.5 V		3			
C.	Control inputs	VI = VCC OLGIND		3.3 V		3		ъĒ	
	Data inputa			2.5 V		2.5		μr	
	Data inputs	vI = vCC or GMD		3.3 V		2.5			
C	Outpute			2.5 V		6.5			
C0			$V_{O} = V_{CC} \text{ or } GND$			6.5		р⊢	

[†] Typical values are measured at V_{CC} = 2.5 V and 3.3 V, T_A = 25°C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V _{CC} = 1.2 V		V _{CC} = ± 0.	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency						160		200		200	MHz
tw	Pulse duration, CLK high or low					3.1		2.5		2.5		ns
t _{su}	Setup time, data before CLK [↑]	4.1		2.7		1.9		1.4		1.4		ns
th	Hold time, data after CLK^\uparrow	1.7		1.3		1.2		1.1		1.1		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER			V _{CC} = 1.2 V	V _{CC} = ± 0.	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	= V _{CC} ± 0.2	2.5 V 2 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax						160		200		200		MHz
^t pd	CLK	Q	7.3	1.5	8.4	1.2	6.7	0.8	4.1	0.7	3.3	ns
t _{en}	ŌĒ	Q	7.4	1.6	8.5	1.6	6.7	0.9	4.3	0.7	3.4	ns
^t dis	ŌE	Q	8.4	2.5	9.4	2.3	7.8	1	4.2	1.5	3.9	ns



SN74AVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES158F - DECEMBER 1998 - REVISED FEBRUARY 2000

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V		
		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	C _ 0 _ f _ 10 MHz	74	81	89	۶E
Cpd	capacitance	Outputs disabled	$C_{L} = 0$, $T = TO MHZ$	52	57	63	рг



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns. D. The outputs are measured one at a time with one transition per measurement.

 - E. tPLZ and tPHZ are the same as tdis.
 - F. tPZL and tPZH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.





SN74AVC16374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS

SCES158F - DECEMBER 1998 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpI H and tpHI are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



SN74AVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCES158F – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tp71 and tp7H are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES158F - DECEMBER 1998 - REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{P71} and t_{P7H} are the same as t_{en} .
- G. tpLH and tpHL are the same as t_{pd} .
- . PLH and PHL are the same as tpg.





- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.





This 16-bit edge-triggered D-type flip-flop is operational at 1.2-V to 3.6-V V_{CC}, but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVCH16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs. OE can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVCH16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCES159E – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVCH16374 is characterized for operation from -40°C to 85°C.

terminal assignments

2
2
ш
~
ш
R
Ω
_
\mathbf{O}
5
Z
0
Ň

DGG OR DGV PACKAGE (TOP VIEW)							
10E 10I 102 103 104 103 104 105 106 107 106 107 108 201 202 203 204 Vcc 203 204 204 205 206 207 208 207 208 208 208 208 208 208 208 208	(TOP) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	VIEW) 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26] 1CLK] 1D1] 1D2] GND] 1D3] 1D4] V _{CC}] 1D5] 1D6] GND] 1D7] 1D8] 2D1] 2D2] GND] 2D3] 2D4] V _{CC}] 2D5] 2D6] GND] 2D7] 2D8				
20E [24	25	2CLK				

FUNCTION TABLE (each 8-bit flip-flop)

	INPUTS						
OE	CLK	D	Q				
L	\uparrow	Н	Н				
L	\uparrow	L	L				
L	H or L	Х	Q ₀				
Н	Х	Х	Z				



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)







SN74AVCH16374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS SCES159E - DECEMBER 1998 - REVISED FEBRUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V_O	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V_{O}	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	70°C/W
DGV package	58°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVCH16374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS

SCES159E - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vaa	Supplyvoltage	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		V	
		V _{CC} = 1.2 V	V _{CC}			
		V _{CC} = 1.4 V to 1.6 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
		V_{CC} = 2.3 V to 2.7 V	1.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$	2			
		V _{CC} = 1.2 V		GND		
	Low-level input voltage	V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$		
VIL		V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V	
		V_{CC} = 2.3 V to 2.7 V		0.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	3.6	V	
Ve	Outrusturaltana	Active state	0	VCC	V	
V0	Oulput voltage	3-state	0	3.6	v	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2		
	Static high loval output ourrant [†]	V _{CC} = 1.65 V to 1.95 V		-4	m ^	
OHS	Static high-level output current?	V_{CC} = 2.3 V to 2.7 V		-8		
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12		
		V_{CC} = 1.4 V to 1.6 V		2		
	Statia law laval autout aurrant [†]	V _{CC} = 1.65 V to 1.95 V		4	m ^	
OLS		V_{CC} = 2.3 V to 2.7 V		8	IIIA	
		$V_{CC} = 3 V \text{ to } 3.6 V$		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V	
			40			

⁺ Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVCH16374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS

SCES159E - DECEMBER 1998 - REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP [†]	MAX	UNIT	
		I _{OHS} = -100 μA	1.4 V to 3.6 V	V _{CC} -0.2			
		$I_{OHS} = -2 \text{ mA},$ $V_{IH} = 0.91 \text{ V}$	1.4 V	1.05			
∨он		I _{OHS} = -4 mA, V _{IH} = 1.07 V	1.65 V	1.2		V	
		$I_{OHS} = -8 \text{ mA}, \qquad V_{IH} = 1.7 \text{ V}$	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA}, \qquad V_{IH} = 2 \text{ V}$	3 V	2.3			
		I _{OLS} = 100 μA	1.4 V to 3.6 V		0.2		
		$I_{OLS} = 2 \text{ mA},$ $V_{IL} = 0.49 \text{ V}$	1.4 V		0.4		
VOL		$I_{OLS} = 4 \text{ mA}, \qquad V_{IL} = 0.57 \text{ V}$	1.65 V		0.45	V	
		$I_{OLS} = 8 \text{ mA}, \qquad V_{IL} = 0.7 \text{ V}$	2.3 V		0.55		
		$I_{OLS} = 12 \text{ mA}, \qquad V_{IL} = 0.8 \text{ V}$	3 V		0.7		
Ц	Control inputs	$V_{I} = V_{CC}$ or GND	3.6 V		±2.5	μA	
		V _I = 0.57 V	1.65 V	25			
IBHL [‡]		$V_{I} = 0.7 V$	2.3 V	45		μA	
		V _I = 0.8 V	3 V	75			
		V _I = 1.07 V	1.65 V	-25			
IBHH§		V _I = 1.7 V	2.3 V	-45		μA	
		$V_{I} = 2 V$	3 V	-75			
			1.95 V	200			
IBHLO	T	$V_I = 0$ to V_{CC}	2.7 V	300		μΑ	
			3.6 V	500			
			1.95 V	-200			
Івнно	#	$V_I = 0$ to V_{CC}	2.7 V	-300		μΑ	
			3.6 V	-500			
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$	0		±10	μΑ	
IOZ		$V_{O} = V_{CC}$ or GND	3.6 V		±10	μΑ	
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		40	μΑ	
	Control inpute		2.5 V				
C.	Control inputs		3.3 V			ъĒ	
C _i	Data inpute		2.5 V			μ	
			3.3 V				
C	Outputs		2.5 V			рĒ	
0	Outputs		3.3 V			μ	

[†] Typical values are measured at $T_A = 25^{\circ}C$.

[‡]The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to VIL max.

§ The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.



SN74AVCH16374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS SCES159E - DECEMBER 1998 - REVISED FEBRUARY 2000

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V _{CC} =	V _{CC} = 1.2 V		V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		2.5 V 2 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency											MHz
tw	Pulse duration, CLK high or low											ns
t _{su}	Setup time, data before CLK [↑]											ns
th	Hold time, data after $CLK\uparrow$											ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER		TO (OUTPUT)	V _{CC} = 1.2 V	1.2 V V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = ± 0.3	UNIT	
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax												MHz
^t pd	CLK	Q										ns
t _{en}	ŌĒ	Q										ns
^t dis	OE	Q										ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
	Power dissipation	Power dissipation Outputs enabled					~ [
C _{pd}	capacitance	Outputs disabled	CL = 0, $T = 10 MHZ$				1 ^{p⊢}	



SN74AVCH16374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS

SCES159E - DECEMBER 1998 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms



SN74AVCH16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCES159E – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - D. The outputs are measured one at a time with one
 - E. tpLZ and tpHZ are the same as t_{dis}.
 F. tpZL and tpZH are the same as t_{en}.
 - G. tp $_{\rm H}$ and tp $_{\rm H}$ are the same as t_{pd}.
 - PLH and PHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms





SN74AVCH16374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS

SCES159E - DECEMBER 1998 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tp71 and tp7H are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



SN74AVCH16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCES159E – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT[™] (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.



Figure 1. Output Voltage vs Output Current

This 18-bit universal bus transceiver is operational at 1.2-V to 3.6-V V_{CC}, but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

DOC, EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.



description (continued)

To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to V_{CC} through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16501 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG	(TOP VIEW)											
	Ч		υ		L							
OEAB	Ц	1	-	56	ĥ	GND						
LEAB	Ц	2		55	μ	CLKAB						
A1	Ц	3		54		B1						
GND	Q	4		53	þ	GND						
A2	C	5		52	þ	B2						
A3	C	6		51	þ	B3						
V _{CC}	Q	7		50	ρ	V _{CC}						
A4	Q	8		49	μ	B4						
A5	Q	9		48	þ	B5						
A6	C	10		47	þ	B6						
GND	Ę	11		46	þ	GND						
A7	Q	12		45	þ	B7						
A8	Q	13		44	þ	B8						
A9	Q	14		43	þ	B9						
A10	C	15		42	þ	B10						
A11	C	16		41	þ	B11						
A12	C	17		40	þ	B12						
GND	C	18		39	þ	GND						
A13	C	19		38	þ	B13						
A14	Ο	20		37	þ	B14						
A15	C	21		36	þ	B15						
V _{CC}	C	22		35	þ	V _{CC}						
A16	Q	23		34	þ	B16						
A17	C	24		33	þ	B17						
GND	C	25		32	þ	GND						
A18	C	26		31	þ	B18						
OEBA	C	27		30	þ	CLKBA						
LEBA	٢	28		29	h	GND						



FUNCTION TABLE[†] (each universal bus transceiver)

	INP	UTS		OUTPUT									
OEAB	LEAB	CLKAB	Α	В									
L	Х	Х	Х	Z									
н	Н	Х	L	L									
н	Н	Х	Н	н									
н	L	\uparrow	L	L									
н	L	\uparrow	Н	н									
н	L	L or H	Х	в ₀ ‡									

[†] A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB is high before LEAB goes low

logic symbol§



 $\$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74AVC16501 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES160E - DECEMBER 1998 - REVISED FEBRUARY 2000

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Voltage range applied to any input/output when the output	0.5 v to 4.0 v
is in the high-impedance or power-off state, V_{Ω} (see Note 1)	. –0.5 V to 4.6 V
Voltage range applied to any input/output when the output	
is in the high or low state, V _O (see Notes 1 and 2)	V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
DGV package	48°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVC16501 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES160E - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vaa	Supply voltage	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		v	
		V _{CC} = 1.2 V	V _{CC}			
		V _{CC} = 1.4 V to 1.6 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
		V_{CC} = 2.3 V to 2.7 V	1.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$	2			
		V _{CC} = 1.2 V		GND		
	Low-level input voltage	V _{CC} = 1.4 V to 1.6 V		$0.35 imes V_{CC}$]	
VIL		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V	
		V_{CC} = 2.3 V to 2.7 V		0.7		
		V _{CC} = 3 V to 3.6 V		0.8		
VI	Input voltage		0	3.6	V	
Ve	Output voltage	Active state	0	VCC	V	
V0	Oulput voltage	3-state	0	3.6	v	
		V _{CC} = 1.4 V to 1.6 V		-2		
	Static high loval output ourrant [†]	V _{CC} = 1.65 V to 1.95 V		-4		
OHS	Static high-level output current?	V_{CC} = 2.3 V to 2.7 V		-8		
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2		
	Statia low loval autout aurrant [†]	V _{CC} = 1.65 V to 1.95 V		4	m ^	
OLS		V _{CC} = 2.3 V to 2.7 V		8		
		$V_{CC} = 3 V \text{ to } 3.6 V$		12		
Δt/Δv	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V	
TA	Operating free-air temperature		-40	85	°C	

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES160E – DECEMBER 1998 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT	
		I _{OHS} = -100 μA	1.4 V to 3.6 V	V _{CC} -0	.2				
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
Vон		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V	
		$I_{OHS} = -8 \text{ mA},$	VIH = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	VIH = 2 V	3 V	2.3				
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		I _{OLS} = 2 mA,	V _{IL} = 0.49 V	1.4 V			0.4		
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V	
		I _{OLS} = 8 mA,	V _{IL} = 0.7 V	2.3 V			0.55]	
	-	I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7		
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±2.5	μΑ	
loff		$V_I \text{ or } V_O = 3.6 \text{ V}$		0			±10	μA	
loz‡		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±12.5	μA	
ICC	_	$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
C.	Control inputs			2.5 V				۳E	
C _i Control inputs			3.3 V				μr		
C.	A or P porto $V_{a} = V_{a} = or CND$		2.5 V				ъĘ		
U0				3.3 V				μ	

[†] Typical values are measured at V_{CC} = 2.5 V and 3.3 V, T_A = 25°C.

 \ddagger For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

				V _{CC} = 1.2 V		V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock free	quency												MHz	
t _w Pulse duratio	Pulse	LE high												20	
	duration	CLK high or low												115	
		Data before C	LK↑												
t _{su}	Setup	Data	CLK high											ns	
	unio	before LE \downarrow	CLK low												
		Data after CL	(↑												
^t h	time	Data after LE↓	CLK high or low											ns	



SN74AVC16501 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES160E – DECEMBER 1998 – REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}												MHz
	A or B	B or A										
^t pd	LE	A or B										ns
	CLK											
t _{en}	OEAB	В										ns
^t dis	OEAB	В										ns
ten	OEBA	A										ns
tdis	OEBA	A										ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
				TYP	TYP	TYP		
<u> </u>	Power dissipation	Outputs enabled	C = 0 f = 10 MHz				۳E	
Cpd	capacitance	Outputs disabled	$C_{L} = 0, I = 10 \text{ IVIPIZ}$				pr	



SN74AVC16501 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES160E - DECEMBER 1998 - REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as t_{en} .
 - G. tp_I H and tp_H are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



PRODUCT PREVIEW

SN74AVC16501 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES160E – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES160E – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT[™] (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.



Figure 1. Output Voltage vs Output Current

This 18-bit universal bus transceiver is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

DOC, EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES162F – DECEMBER 1998 – REVISED FEBRUARY 2000

SCEST62F - DECEMBER 1996 - REVISED FEBRUAR

description (continued)

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENAB) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

DGG OR DGV PACKAGE

The SN74AVC16601 is characterized for operation from -40°C to 85°C.

terminal assignments

	(TOP	VIEW)	
		56	
LEAB	2	55	
A1	3	54	J B1
GND [4	53	GND
A2	5	52	B2
A3	6	51	B3
V _{CC}	7	50	V _{CC}
A4 [8	49] B4
A5 [9	48] B5
A6 [10	47] B6
GND [11	46] GND
A7 [12	45	B7
A8 [13	44] B8
A9 [14	43	B9
A10 [15	42	B10
A11 [16	41	B11
A12 [17	40	B12
GND [18	39] GND
A13 [19	38	B13
A14 [20	37	B14
A15 [21	36	B15
Vcc [22	35	Vcc
A16	23	34	B16
A17 [24	33	B17
GND [25	32	GND
A18	26	31	B18
OEBA	27	30	CLKBA
LEBA	28	29	CLKENBA
			-



(each universal bus transceiver)							
	OUTPUT						
CLKENAB	OEAB	LEAB	CLKAB	Α	В		
Х	Н	Х	Х	Х	Z		
Х	L	Н	Х	L	L		
Х	L	Н	Х	Н	н		
Н	L	L	Х	Х	в ₀ ‡		
Н	L	L	Х	Х	в ₀ ‡		
L	L	L	\uparrow	L	L		
L	L	L	\uparrow	Н	н		
L	L	L	L or H	Х	в ₀ ‡		

FUNCTION TABLE[†] (each universal bus transceiver)

[†] A-to-B data flow is shown: B-to-A flow is similar, but uses OEBA, LEBA, CLKBA, and CLKENBA.

[‡] Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



To 17 Other Channels


absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any input/output when the output is in the high-impedance or power-off state, V _O (see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any input/output when the output is in the high or low state, V_O (see Notes 1 and 2) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$) Continuous output current, I_O Continuous current through each V_{CC} or GND Package thermal impedance θ_{VA} (see Note 3): DGG package	0.5 V to V _{CC} + 0.5 V 50 mA 50 mA ±50 mA ±100 mA ±100 mA
DGV package Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVC16601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES162F - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vaa	Supplyvoltage	Operating	1.4	3.6	V
VCC	Supply voltage	Data retention only	1.2		V
		V _{CC} = 1.2 V	VCC		
		V _{CC} = 1.4 V to 1.6 V	$0.65 \times V_{CC}$		
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V
		V_{CC} = 2.3 V to 2.7 V	1.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$	2		
		V _{CC} = 1.2 V		GND	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V		0.7	
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	3.6	V
Vo	Output voltage	Active state	0	VCC	V
V0	Output voltage	3-state	0	3.6	v
		V _{CC} = 1.4 V to 1.6 V		-2	
	Static high lovel output current [†]	V _{CC} = 1.65 V to 1.95 V		-4	m۸
OHS	Static high-level output current?	V_{CC} = 2.3 V to 2.7 V		-8	IIIA
		V_{CC} = 3 V to 3.6 V		-12	
		V _{CC} = 1.4 V to 1.6 V		2	
	Static low lovel output current [†]	V _{CC} = 1.65 V to 1.95 V		4	m۸
OLS		V_{CC} = 2.3 V to 2.7 V		8	mA
		$V_{CC} = 3 V \text{ to } 3.6 V$		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V
TA	Operating free-air temperature		-40	85	°C

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES162F – DECEMBER 1998 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.	.2		
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05			
∨он		$I_{OHS} = -4 \text{ mA},$	VIH = 1.07 V	1.65 V	1.2			V
		I _{OHS} = -8 mA,	VIH = 1.7 V	2.3 V	1.75			
		I _{OHS} = -12 mA,	V _{IH} = 2 V	3 V	2.3			
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2	
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4	
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55	
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7	
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±2.5	μΑ
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μA
loz‡		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±12.5	μA
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA
C.	Control inputs			2.5 V				۶E
Ci	Control inputs			3.3 V				рг
C.	A or B ports			2.5 V				ъĘ
U0				3.3 V				рг

[†] Typical values are measured at V_{CC} = 2.5 V and 3.3 V, T_A = 25°C.

 \ddagger For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

				V _{CC} = 1.2 V		V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock} Clock frequency												MHz		
+	Pulse	Ise LE high ration CLK high or low												200
١W	duration													ns
	Setup	Data before C	LK↑											
		Setup [Setup Data	CLK high										
lsu	time	ime before LE↓	CLK low											ns
		CLKEN before CLK1												
		Data after CL	(↑											
4.	Hold	Hold Data CLK hig time after LE↓ CLK low	CLK high											20
^t h	time a		CLK low											ns
		CLKEN after C	CLK											



SN74AVC16601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES162F – DECEMBER 1998 – REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM	TO	V _{CC} = 1.2 V	۷ _{CC} = ± 0.7	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	۷ _{CC} = ± 0.2	2.5 V 2 V	۷ <mark>0.5 v</mark>	3.3 V 3 V	UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax												MHz
	A or B	B or A										
trad	LEAB or LEBA											ns
νρα	CLKAB or CLKBA	A or B										113
ten	OEAB or OEBA	A or B										ns
tdis	OEAB or OEBA	A or B										ns

operating characteristics, T_A = 25°C

PADAMETED				V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	
	FARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT
<u> </u>	Power dissipation	Outputs enabled	$C_{1} = 0$ $f = 10$ MHz				ъĒ
C _{pd}	capacitance	Outputs disabled	$C_{L} = 0$, $T = TO MHZ$				рг



SN74AVC16601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES162F - DECEMBER 1998 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tp_I H and tp_H are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms





SN74AVC16601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES162F – DECEMBER 1998 – REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPU SCES162F - DECEMBER 1998 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.



Figure 1. Output Voltage vs Output Current

This 16-bit bus transceiver and register is operational at 1.2-V to 3.6-V V_{CC}, but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC16646 can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 2 illustrates the four fundamental bus-management functions that can be performed with the SN74AVC16646.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCES181E – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16646 is characterized for operation from -40°C to 85°C.

terminal assignments

PRODUCT PREVIEW

DGG OR DGV PACKAGE (TOP VIEW)											
1DIR [$ _1 \cup$	56] 1 <u>0E</u>								
1CLKAB	2	55] 1CLKBA								
1SAB [3	54] 1SBA								
GND [4	53] GND								
1A1 [5	52] 1B1								
1A2 [6	51] 1B2								
V _{CC} [7	50] v _{cc}								
1A3 [8	49] 1B3								
1A4 [9	48] 1B4								
1A5 🛛	10	47] 1B5								
GND [11	46] GND								
1A6 [12	45] 1B6								
1A7 [13	44] 1B7								
1A8 [14	43] 1B8								
2A1 [15	42] 2B1								
2A2 🛛	16	41] 2B2								
2A3 [17	40] 2B3								
GND [18	39] GND								
2A4 [19	38] 2B4								
2A5 [20	37] 2B5								
2A6 🛛	21	36] 2B6								
V _{CC} [22	35] V _{CC}								
2A7 [23	34] 2B7								
2A8 [24	33] 2B8								
GND [25	32] GND								
2SAB [26	31	2SBA								
2CLKAB	27	30	2CLKBA								
2DIR [28	29] 2 <u>0E</u>								



SN74AVC16646 **16-BIT BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS SCES181E – DECEMBER 1998 – REVISED FEBRUARY 2000

	(each 8-bit transceiver/register)												
		INP											
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION					
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]					
Х	Х	Х	\uparrow	Х	Х	Unspecified [†]	Input	Store B, A unspecified [†]					
н	Х	\uparrow	\uparrow	Х	Х	Input Input		Store A and B data					
н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage					
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus					
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus					
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus					
L	н	H or L	Х	н	Х	Input	Output	Stored A data to B bus					

FUNCTION TABLE

[†] The data-output functions may be enabled or disabled by various signals at OE and DIR. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SCES181E - DECEMBER 1998 - REVISED FEBRUARY 2000



Х TRANSFER STORED DATA

TO A AND/OR B

۵ BUS

SAB

L

BUSB

SAB

Х

Н

SBA

Н

Х

Х

SBA

Х



A, B, OR A AND B



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCES181E - DECEMBER 1998 - REVISED FEBRUARY 2000

logic diagram (positive logic)



To Seven Other Channels



SN74AVC16646 **16-BIT BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS SCES181E - DECEMBER 1998 - REVISED FEBRUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any input/output when the output	
is in the high-impedance or power-off state, VO (see Note 1) .	
Voltage range applied to any input/output when the output	
is in the high or low state, V _O (see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package .	
DGV package	
Storage temperature range, T _{stg}	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCES181E - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vaa	Supply voltage	Operating	1.4	3.6	V
VCC	Supply voltage	Data retention only	1.2		v
		V _{CC} = 1.2 V	VCC		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$		
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V
		V_{CC} = 2.3 V to 2.7 V	1.7		
		V _{CC} = 3 V to 3.6 V	2		
		V _{CC} = 1.2 V		GND	
		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V		0.7	
		V _{CC} = 3 V to 3.6 V		0.8	
VI	Input voltage		0	3.6	V
Ve	Output voltage	Active state	0	VCC	V
V0	Ouput voltage	3-state	0	3.6	v
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2	
	Static high lovel output ourrent [†]	V _{CC} = 1.65 V to 1.95 V		-4	
OHS	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	ma
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12	
		V _{CC} = 1.4 V to 1.6 V		2	
	Static law laws a start anna st	V _{CC} = 1.65 V to 1.95 V		4	
IOLS	Static low-level output current i	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		8	ma
		V _{CC} = 3 V to 3.6 V		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V
Тд	Operating free-air temperature	· · · · ·	-40	85	°C

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES181E - DECEMBER 1998 - REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} –0.	2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
∨он		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V	
		$I_{OHS} = -8 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3				
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		I _{OLS} = 2 mA,	V _{IL} = 0.49 V	1.4 V			0.4		
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V	
		I _{OLS} = 8 mA,	V _{IL} = 0.7 V	2.3 V			0.55		
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7		
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±2.5	μA	
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μA	
loz‡		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±12.5	μΑ	
ICC		$V_{I} = V_{CC}$ or GND,	I ^O = 0	3.6 V			40	μA	
C	Control inputo			2.5 V				ъĒ	
	Control inputs			3.3 V				рг	
C.	A = P = P = A			2.5 V				~~	
Cio				3.3 V				рг	

[†] Typical values are measured at $T_A = 25^{\circ}C$.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 3 through 6)

			V _{CC} = 1.2 V		V _{CC} = 1.5 V V _{CC} = 1.8 V ± 0.1 V ± 0.15 V			۲ <mark>0.2</mark> V _{CC} =	2.5 V 2 V	۲ <mark>0.5 v_{cc} =</mark>	3.3 V 3 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	ck Clock frequency												MHz
tw	Pulse duration	CLKAB or CLKBA high or low											ns
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑											ns
th	Hold time	A after CLKAB↑ or B after CLKBA↑											ns



SCES181E – DECEMBER 1998 – REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 3 through 6)

PARAMETER	FROM (INPUT)	TO	TO VCC = 1.2 V	V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax												MHz
	A or B	B or A										
^t pd	CLKAB or CLKBA	A or B										ns
	SAB or SBA											
ten	ŌĒ	A or B										ns
^t dis	ŌE	A or B										ns
t _{en}	DIR	A or B										ns
tdis	DIR	A or B										ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
	Power dissipation	Outputs enabled	C. 0 £ 10 MU				~ [
Cp	d capacitance	Outputs disabled	$C_{L} = 0$, $f = 10 MHZ$				рн





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tp_I H and tp_H are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms





SCES181E – DECEMBER 1998 – REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCES181E – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - D. The outputs are measured one at a time with one
 - E. tpLZ and tpHZ are the same as t_{dis}.
 F. tpZL and tpZH are the same as t_{en}.
 - G. tp[H and tpH] are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms



SCES181E - DECEMBER 1998 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as t_{pd} .

Figure 6. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.



Figure 1. Output Voltage vs Output Current

This 20-bit flip-flop is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The 20 flip-flops of the AVC16721 are edge-triggered D-type flip-flops with clock-enable (CLKEN) input. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs if CLKEN is low. If CLKEN is high, no data is stored.

A buffered output-enable (\overline{OE}) input places the 20 outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16721 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES164F – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16721 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG OR DGV PACKAGE (TOP VIEW)									
		, ,							
OE [1	56] CLK						
Q1 [2	55]D1						
Q2 [3	54	D2						
gnd [4	53	GND						
Q3 [5	52	D3						
Q4 [6	51	D4						
V _{CC} [7	50]v _{cc}						
Q5 [8	49	D5						
Q6 [9	48	D6						
Q7 [10	47	D7						
gnd [11	46	GND						
Q8 [12	45	D8						
Q9 [13	44	D9						
Q10 [14	43	D10						
Q11 [15	42	D11						
Q12 [16	41	D12						
Q13 [17	40	D13						
GND [18	39	GND						
Q14 [19	38	D14						
Q15 [20	37	D15						
Q16 [21	36	D16						
V _{CC} [22	35]V _{CC}						
Q17 [23	34]D17						
Q18 [24	33	D18						
GND [25	32	GND						
Q19	26	31	D19						
Q20 [27	30	D20						
NC [28	29	CLKEN						

NC - No internal connection



	FUNCTION TABLE (each flip-flop)									
	OUTPUT									
OE	CLKEN	CLK	D	Q						
L	Н	Х	Х	Q ₀						
L	L	Ŷ	Н	н						
L	L	\uparrow	L	L						
L	L	L or H	Х	Q ₀						
н	Х	Х	Х	Z						

logic diagram (positive logic)



To 19 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V –0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, V_O	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	\dots –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
DGV package	48°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVC16721 **20-BIT FLIP-FLOP** WITH 3-STATE OUTPUTS SCES164F - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vee	Supply voltage	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		v	
		V _{CC} = 1.2 V	VCC			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7			
		$V_{CC} = 3 \vee \text{to } 3.6 \vee$	2			
		V _{CC} = 1.2 V		GND		
		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		
		$V_{CC} = 3 \vee \text{to } 3.6 \vee$		0.8	1	
VI	Input voltage		0	3.6	V	
Ve	Output voltage	Active state	0	VCC	V	
V0	Ouput voltage	3-state	0	3.6	v	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2		
	Static high lovel output outpatt	V _{CC} = 1.65 V to 1.95 V		-4		
OHS	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	ma	
		V _{CC} = 3 V to 3.6 V		-12	1	
		V _{CC} = 1.4 V to 1.6 V		2		
	Static low level output ourrent [†]	V _{CC} = 1.65 V to 1.95 V		4		
OLS	Static low-level output current	V_{CC} = 2.3 V to 2.7 V		8	mA	
		V _{CC} = 3 V to 3.6 V		12	1	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V	
		· · · · · · · · · · · · · · · · · · ·				

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16721 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES164F – DECEMBER 1998 – REVISED FEBRUARY 2000

	PARAMETER TEST CONDITIONS		Vcc	MIN	TYP†	MAX	UNIT		
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.	2			
		I _{OHS} = -2 mA,	V _{IH} = 0.91 V	1.4 V	1.05				
∨он		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V	
		I _{OHS} = -8 mA,	V _{IH} = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3				
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4		
V _{OL}		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V	0.45		V		
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55		
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7		
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±2.5	μΑ	
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μΑ	
Ioz		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
	Control inputs			2.5 V					
C.	Control inputs			3.3 V				1	
	Dete inpute	$V_{I} = V_{CC} \text{ or GND}$		2.5 V				^{p⊢}	
	Data inputs			3.3 V					
6	Outpute			2.5 V				рF	
Co	Outputs			3.3 V					

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Typical values are measured at $T_A = 25^{\circ}C$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

			V _{CC} =	= 1.2 V	V _{CC} = ± 0.	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock freque	ency											MHz
tw	Pulse duration, CLK high or low												ns
+	Satur time	Data before CLK↑											20
¹ su	t _{su} Setup time	CLKEN before CLK1											ns
t. I la la tima	Data after CLK1											20	
Ч	th Hold time	CLKEN after CLK↑											ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM TO	TO	V _{CC} = 1.2 V	V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax												MHz
^t pd	CLK	Q										ns
ten	ŌE	Q										ns
^t dis	ŌĒ	Q										ns



SN74AVC16721 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES164F – DECEMBER 1998 – REVISED FEBRUARY 2000

switching characteristics, $T_A = 0^{\circ}C$ to $85^{\circ}C$, $C_L = 0 \text{ pF}^{\dagger}$

PARAMETER	FROM (INPLIT)		V _{CC} = 3.3 V ± 0.15 V	UNIT
		(8611 61)	MIN MAX	
^t pd	CLK	Q		ns

[†] Texas Instruments SPICE simulation data

operating characteristics, $T_A = 25^{\circ}C$

DADAMETED			TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V V _{CC} = 3.3 V		
PARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	C 0 _ f _ 10 MHz				ъĘ
Cpd	capacitance	Outputs disabled	$C_{L} = 0$, $T = TO MHZ$				рг





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as t_{en} .
 - G. tp_I H and tp_{HI} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



PRODUCT PREVIEW



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 3. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns. D. The outputs are measured one at a time with one transition per measurement.

 - E. tpLz and tpHz are the same as tdis.
 - F. tp71 and tp7H are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



PRODUCT PREVIEW



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{P7I} and t_{P7H} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Packaged in Thin Shrink Small-Outline Package

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.



Figure 1. Output Voltage vs Output Current

This 22-bit flip-flop is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The 22 flip-flops of the SN74AVC16722 are edge-triggered D-type flip-flops with clock-enable (CLKEN) input. On the positive transition of the clock (CLK) input, the device stores data into the flip-flops if CLKEN is low. If CLKEN is high, no data is stored.

A buffered output-enable (\overline{OE}) input places the 22 outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. \overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES166F – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16722 is characterized for operation from -40°C to 85°C.

terminal assignments

PRODUCT PREVIEW

D	DGG PACKAGE (TOP VIEW)										
			1								
OE [1	O ₆₄	þ	CLK							
Q1 [2	63	þ	D1							
Q2[3	62	þ.	D2							
GND [4	61	þ	GND							
Q3 [5	60	þ.	D3							
Q4 [6	59	þ	D4							
V _{CC} [7	58	þ.	Vcc							
Q5 [8	57	þ	D5							
Q6 [9	56	þ	D6							
Q7 [10	55	þ	D7							
GND [11	54	þ	GND							
Q8 [12	53	þ	D8							
Q9 [13	52	þ	D9							
Q10[14	51	þ	D10							
Q11 [15	50	þ	D11							
Q12[16	49	þ	D12							
Q13[17	48	þ	D13							
GND [18	47	þ	GND							
Q14 [19	46		D14							
Q15 [20	45	þ.	D15							
Q16[21	44	þ	D16							
V _{CC} [22	43	þ	V _{CC}							
Q17 [23	42	þ	D17							
Q18[24	41	þ	D18							
GND [25	40	þ	GND							
Q19[26	39	þ	D19							
Q20 [27	38	þ.	D20							
V _{CC} [28	37	þ	V _{CC}							
Q21 [29	36	þ	D21							
Q22 [30	35	þ	D22							
GND [31	34		GND							
NC	32	33	h	CLKEN							

NC - No internal connection



FUNCTION TABLE (each flip-flop)						
INPUTS			OUTPUT			
OE	CLKEN	CLK	D	Q		
L	Н	Х	Х	Q ₀		
L	L	Ŷ	Н	н		
L	L	Ŷ	L	L		
L	L	L or H	Х	Q ₀		
н	Х	Х	Х	Z		

logic diagram (positive logic)



To 21 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	0.5 V to 4.6 V 0.5 V to 4.6 V
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	. –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	$\ldots \ldots \pm 100 \text{ mA}$
Package thermal impedance, θ_{JA} (see Note 3)	55°C/W
Storage temperature range, T _{stg}	\dots –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES166F – DECEMBER 1998 – REVISED FEBRUARY 2000

······································	recommended	operating	conditions	(see Note 4)
--	-------------	-----------	------------	-------------	---

			MIN	MAX	UNIT
VCC	Supply voltogo	Operating	1.4	3.6	V
	Supply voltage	Data retention only	1.2		
		V _{CC} = 1.2 V	VCC		V
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$		
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
		V_{CC} = 2.3 V to 2.7 V	1.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$	2		
		V _{CC} = 1.2 V		GND	V
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{\hbox{CC}}$	
VIL	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
		V_{CC} = 2.3 V to 2.7 V		0.7	
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	3.6	V
VO	Output voltage	Active state	0	VCC	V
		3-state	0	3.6	
IOHS Static high-level output	Static high-level output current [†]	$V_{CC} = 1.4 V$ to 1.6 V		-2	mA
		V _{CC} = 1.65 V to 1.95 V		-4	
		V_{CC} = 2.3 V to 2.7 V		-8	
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12	
I _{OLS} Static lo		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2	mA
	Static low-level output current [†]	V _{CC} = 1.65 V to 1.95 V		4	
		V_{CC} = 2.3 V to 2.7 V		8	
		$V_{CC} = 3 V \text{ to } 3.6 V$		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V
ТА	Operating free-air temperature		-40	85	°C

[†] Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number **SCEA006**, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number **SCEA009**.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.


SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES166F – DECEMBER 1998 – REVISED FEBRUARY 2000

electrical	characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise	noted)					•	•	·

	PARAMETER	TEST	CONDITIONS	VCC	MIN	TYP†	MAX	UNIT
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} –0.	2		
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05			
∨он		$I_{OHS} = -4 \text{ mA},$	VIH = 1.07 V	1.65 V	1.2			V
		$I_{OHS} = -8 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3			
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2	
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4	
VOL		$I_{OLS} = 4 \text{ mA},$	V _{IL} = 0.57 V	1.65 V			0.45	V
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55	
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7	
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±2.5	μΑ
loff		$V_I \text{ or } V_O = 3.6 \text{ V}$		0			±10	μΑ
loz		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μΑ
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ
	Control inputs			2.5 V				
C.	Control inputs			3.3 V				ъĘ
Ci	Doto inputo		$V_{I} = V_{CC} \text{ or GND}$					рг
	Data inputs			3.3 V				
C	Outpute			2.5 V				рĘ
	Outputs			3.3 V				рг

[†] Typical values are measured at $T_A = 25^{\circ}C$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

			V _{CC} =	1.2 V	V _{CC} = ± 0.	: 1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	ock Clock frequency												MHz	
tw	Pulse durati	se duration, CLK high or low											ns	
	Cotup time	Data before CLK↑												
^I su	Setup time	CLKEN before CLK1											ns	
t. Italakima		Data after CLK↑												
Ч	noia time	CLKEN after CLK↑											ns	

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM		V _{CC} = 1.2 V	V _{CC} = ± 0.	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax												MHz
^t pd	CLK	Q										ns
ten	ŌE	Q										ns
^t dis	ŌE	Q										ns



SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES166F – DECEMBER 1998 – REVISED FEBRUARY 2000

switching characteristics, T_{A} = 0°C to 85°C, C_{L} = 0 pF†

PARAMETER	FROM (INPLIT)		V _{CC} = 3.3 V ± 0.15 V	UNIT
		(8611 81)	MIN MAX	
^t pd	CLK	Q		ns

[†] Texas Instruments SPICE simulation data

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V V _{CC} = 3.3 V		
			TEST CONDITIONS	TYP	TYP	TYP	UNIT
	Power dissipation	Outputs enabled	C 0 _ f _ 10 MHz				ъĘ
C _{pd} capacitance		Outputs disabled	$C_{L} = 0$, $T = TO MHZ$				рг





PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tpLz and tpHz are the same as tdis. F. tpzL and tpzH are the same as ten.
 - G. tpI H and tpHI are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tPZL and tPZH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 4. Load Circuit and Voltage Waveforms



PRODUCT PREVIEW



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{P7I} and t_{P7H} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- *EPIC*TM (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.



Figure 1. Output Voltage vs Output Current

This 10-bit flip-flop is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The flip-flops of the SN74AVC16820 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic level) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16820 is characterized for operation from -40°C to 85°C.

terminal assignments

(TOP VIEW)										
	_			1						
1 <u>0</u> [1	U	56	СГК						
1Q1 [2		55]D1						
1Q2 [3		54]NC						
GND [4		53] GND						
2Q1 [5		52] D2						
2Q2 [6		51]NC						
V _{CC} [7		50]v _{cc}						
3Q1 [8		49] D3						
3Q2 [9		48]NC						
4Q1 [10		47]D4						
GND [11		46] GND						
4Q2 [12		45] NC						
5Q1 [13		44] D5						
5Q2 [14		43]NC						
6Q1 [15		42] D6						
6Q2 [16		41] NC						
7Q1 [17		40] D7						
GND [18		39] GND						
7Q2 [19		38]NC						
8Q1 [20		37] D8						
8Q2 [21		36] NC						
V _{CC} [22		35]v _{cc}						
9Q1 [23		34] D9						
9Q2 [24		33] NC						
GND [25		32] GND						
10Q1 [26		31	D10						
10Q2 [27		30] NC						
2OE	28		29	NC						

NC - No internal connection

PRODUCT PREVIEW



SN74AVC16820 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS SCES173F – DECEMBER 1998 – REVISED FEBRUARY 2000

FUNCTION TABLE (each flip-flop)										
INPUTS OUTPUT										
OE _n †	CLK	D	Q _n †							
L	\uparrow	Н	Н							
L	\uparrow	L	L							
L	L	Х	Q ₀							
н	Х	Х	Z							
† n = 1, 2	2		-							

logic diagram (positive logic)



To Nine Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	–0.5 V to 4.6 V –0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, V_O	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{IA} (see Note 3): DGG package	
DGV package	48°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vee	Supply voltage	Operating	1.4	3.6	V
VCC	Supply voltage	Data retention only	1.2		V
		V _{CC} = 1.2 V	V _{CC}		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$		
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V
		V_{CC} = 2.3 V to 2.7 V	1.7		
		V _{CC} = 3 V to 3.6 V	2		
		V _{CC} = 1.2 V		GND	
		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	
		V _{CC} = 3 V to 3.6 V		0.8	
VI	Input voltage		0	3.6	V
Va	Output valtage	Active state	0	VCC	V
V0	Output voltage	3-state	0	3.6	v
		V _{CC} = 1.4 V to 1.6 V		-2	
	Chatic bigh lough output ourse st	V _{CC} = 1.65 V to 1.95 V		-4	
OHS	Static high-level output current	V _{CC} = 2.3 V to 2.7 V		-8	mA
		V _{CC} = 3 V to 3.6 V		-12	
		V _{CC} = 1.4 V to 1.6 V		2	
	Static low level autout autout	V _{CC} = 1.65 V to 1.95 V		4	
OLS	Static low-level output current i	V _{CC} = 2.3 V to 2.7 V		8	mA
		V _{CC} = 3 V to 3.6 V		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V
ТА	Operating free-air temperature		-40	85	°C

[†] Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC[™]) Circuitry Technology and Applications*, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16820 **10-BIT FLIP-FLOP WITH DUAL OUTPUTS** AND 3-STATE OUTPUTS SCES173F - DECEMBER 1998 - REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	VCC	MIN	TYP†	MAX	UNIT
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.2	2		
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05			
∨он		$I_{OHS} = -4 \text{ mA},$	VIH = 1.07 V	1.65 V	1.2			V
		I _{OHS} = -8 mA,	V _{IH} = 1.7 V	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3			
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2	
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4	
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55	
	-	I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7	
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±2.5	μA
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μA
Ioz		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μA
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA
	Control inputs			2.5 V				
C.	Control inputs			3.3 V				ъĒ
	Dete inpute			2.5 V				μr
	Data inputs			3.3 V				
C	Outputs			2.5 V				рĒ
	Outputs			3.3 V				PΓ

[†] Typical values are measured at $T_A = 25^{\circ}C$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V _{CC} =	V _{CC} = 1.2 V		V _{CC} = 1.5 V V _{CC} = 1.8 V ± 0.1 V ± 0.15 V		1.8 V 5 V	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency											MHz
tw	Pulse duration, CLK high or low											ns
t _{su}	Setup time, data before CLK [↑]											ns
th	Hold time, data after CLK^\uparrow											ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM		V _{CC} = 1.2 V	V _{CC} = ± 0.	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	= ۷ _{CC} ± 0.3	3.3 V 3 V	UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax												MHz
^t pd	CLK	Q										ns
t _{en}	ŌĒ	Q										ns
^t dis	ŌE	Q										ns



SN74AVC16820 **10-BIT FLIP-FLOP WITH DUAL OUTPUTS** AND 3-STATE OUTPUTS SCES173F – DECEMBER 1998 – REVISED FEBRUARY 2000

switching characteristics, T_A = 0°C to 85°C, C_L = 0 pF†

PARAMETER			V _{CC} = 3.3 V ± 0.15 V	UNIT
		(8811 81)	MIN MAX	
^t pd	CLK	Q		ns

[†] Texas Instruments SPICE simulation data

operating characteristics, $T_A = 25^{\circ}C$

			V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V		
FARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
<u> </u>	Power dissipation	Outputs enabled	C = 0 f = 10 MHz				рF
Cpd	capacitance	Outputs disabled	$C_{L} = 0, T = TO MHZ$				





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - D. The outputs are measured one at a time with one train
 - E. tpLZ and tpHZ are the same as t_{dis}.
 F. tpZL and tpZH are the same as t_{en}.
 - G. tp[H and tpH] are the same as t_{pd} .
 - Figure 2. Load Circuit and Voltage Waveforms



SN74AVC16820 **10-BIT FLIP-FLOP WITH DUAL OUTPUTS** AND 3-STATE OUTPUTS

SCES173F – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. tp71 and tp7H are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tp_I H and tp_H are the same as t_{pd} .

Figure 4. Load Circuit and Voltage Waveforms





SN74AVC16820 **10-BIT FLIP-FLOP WITH DUAL OUTPUTS** AND 3-STATE OUTPUTS

SCES173F – DECEMBER 1998 – REVISED FEBRUARY 2000



NOTES: A. CI includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.



Figure 1. Output Voltage vs Output Current

This 20-bit bus-interface flip-flop is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16821 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS SCES175F – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16821 is characterized for operation from –40°C to 85°C.

terminal assignments

DGG C	or dgv (top vi	PAC EW)	KAGE
	, 		1
1 <mark>0E</mark>	$_1 \cup$	56	1CLK
1Q1 [2	55]1D1
1Q2 [3	54]1D2
GND [4	53] GND
1Q3 [5	52]1D3
1Q4 [6	51]1D4
V _{CC} [7	50]v _{cc}
1Q5 [8	49]1D5
1Q6 [9	48]1D6
1Q7 [10	47]1D7
GND [11	46] GND
1Q8 [12	45]1D8
1Q9 [13	44]1D9
1Q10 [14	43]1D10
2Q1 [15	42	2D1
2Q2 [16	41]2D2
2Q3 [17	40]2D3
GND [18	39] GND
2Q4 [19	38]2D4
2Q5 [20	37	2D5
2Q6 [21	36	2D6
V _{CC} [22	35]∨ _{CC}
2Q7 [23	34	2D7
2Q8 [24	33] 2D8
GND [25	32] GND
2Q9 [26	31] 2D9
2Q10 [27	30	2D10
2 <u>0</u> E [28	29	2CLK

FUNCTION TABLE (each 10-bit flip-flop)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	\uparrow	Н	Н
L	\uparrow	L	L
L	H or L	Х	Q ₀
н	Х	Х	Z



logic symbol[†]

10E	1	EN2			
1CLK	56				
20F	28				
2CLK	29				
		L			
1D1	55	1D	2▽	2	10
1D2	54	_		3	10
1D3	52	_		5	10
1D4	51			6	10
1D5	49	_		8	10
1D6	48			9	10
107	47	_		10	10
107	45			12	1/
100	44			13	1
109	43			14	4
1010	42	20	4 5	15	10
2D1	41	3D	4	16	20
2D2	40			17	20
2D3	38	┨		19	20
2D4	37	┨────		20	20
2D5	36	-∣		21	20
2D6	34	-		23	20
2D7	33	1		24	20
2D8	31	-		26	20
2D9	30	-∟		27	20
2D10					20

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74AVC16821 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS SCES175F – DECEMBER 1998 – REVISED FEBRUARY 2000

SCES175F – DECEMBER 1998 – REVISED FEBRUARY

logic diagram (positive logic)



To Nine Other Channels





SN74AVC16821 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES175F - DECEMBER 1998 - REVISED FEBRUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	0.5 V to 4.6 V 0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, Vo	
(see Note 1)	$\ldots \ldots -0.5$ V to 4.6 V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	. –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
DGV package	48°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVC16821 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS SCES175F – DECEMBER 1998 – REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vaa	Supply voltage	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		V	
		V _{CC} = 1.2 V	V _{CC}			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$	2			
		V _{CC} = 1.2 V		GND		
		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	3.6	V	
Ve	Output voltage	Active state	0	VCC	V	
V0	Ouput voltage	3-state	0	3.6	v	
		V _{CC} = 1.4 V to 1.6 V		-2		
	Static high loval output ourrant [†]	V _{CC} = 1.65 V to 1.95 V		-4	m ^	
OHS	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA	
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12		
		V _{CC} = 1.4 V to 1.6 V		2		
	Static low loval autout autroat [†]	V _{CC} = 1.65 V to 1.95 V		4	~ ^	
OLS	Static low-level output current i	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		8	mA	
		$V_{CC} = 3 V \text{ to } 3.6 V$		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V	
Тд	Operating free-air temperature	-	-40	85	°C	

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16821 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES175F - DECEMBER 1998 - REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP†	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} –0.	2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
∨он		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V	
		I _{OHS} = –8 mA,	V _{IH} = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3				
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4		
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V	
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55		
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7		
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±2.5	μΑ	
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μA	
loz		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
	Control inputo			2.5 V					
C.	Control inputs			3.3 V				ъĘ	
	Data inputa			2.5 V				рг	
	Data inputs			3.3 V					
6	Outputo			2.5 V				ъĒ	
0	Outputs	$V_{O} = V_{CC}$ or GND		3.3 V				μr	

[†] Typical values are measured at $T_A = 25^{\circ}C$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V _{CC} =	1.2 V	V _{CC} = ± 0.	: 1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	۲ <mark>0.:</mark> ۲۰۰۲ × ۲۰۰۲ × ۲۰۰۲	3.3 V 3 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency											MHz
tw	Pulse duration, CLK high or low											ns
t _{su}	Setup time, data before $CLK\uparrow$											ns
th	Hold time, data after $CLK\uparrow$											ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER			V _{CC} = 1.2 V	V _{CC} = ± 0.	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	۷ _{CC} = ± 0.3	3.3 V 3 V	UNIT
	(INFOT)	(001101)	MIN	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
f _{max}												MHz
^t pd	CLK	Q										ns
t _{en}	ŌĒ	Q										ns
tdis	ŌE	Q										ns



SN74AVC16821 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS SCES175F – DECEMBER 1998 – REVISED FEBRUARY 2000

switching characteristics, T_A = 0°C to 85°C, C_L = 0 pF†

PARAMETER			V _{CC} = 3.3 V ± 0.15 V	UNIT
		(8811 81)	MIN MAX	
^t pd	CLK	Q		ns

[†] Texas Instruments SPICE simulation data

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V		
		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
<u> </u>	Power dissipation	Outputs enabled	C 0				ъĘ
Cpd	capacitance	Outputs disabled	$C_{L} = 0$, $T = TO WHZ$				p⊢





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tp_I H and tp_H are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 All input pulses are supplied by generators begins the following characteristics: PBP < 10 MHz, 7a = 50.0 t < 2 no. t < 2 no.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 4. Load Circuit and Voltage Waveforms







NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V V_{CC}

- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.



Figure 1. Output Voltage vs Output Current

This 20-bit non-inverting buffer/driver is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC16827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable ($1\overline{OE1}$ and $1\overline{OE2}$ or $2\overline{OE1}$ and $2\overline{OE2}$) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES176F – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

The SN74AVC16827 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG	DGG OR DGV PACKAGE								
	(то	P VI	EW)					
1 0E1 1Y1		1 2	Ο	56 55		1 <u>0E2</u> 1A1			
1Y2	g	3		54	þ	1A2			
GND	H	4		53 52	K	GND			
1Y3	Ĭ	5 6		52 51	Б	1A3 1A4			
V _{CC}	q	7		50	þ	V _{CC}			
1Y5	Д	8		49	B	1A5			
1Y6	Н	9		48 47	K	1A6			
GND	Н	11		47 46	К	GND			
1Y8	q	12		45	þ	1A8			
1Y9	g	13		44	þ	1A9			
1Y10	Ч	14		43	H	1A10			
2Y1	Н	15		42	K	2A1			
2Y2	Н	16		41	K	2A2			
	Н	17		40 39	K	2A3 GND			
2Y4	Ы	19		38	Б	2A4			
2Y5	Б	20		37	þ	2A5			
2Y6	g	21		36	þ	2A6			
V _{CC}	Ч	22		35	H	V _{CC}			
2Y7	Н	23		34	K	2A7			
2Y8	Н	24		33	K	2A8			
	Н	20		ວ∠ 31	K	GND			
219 2Y10	Н	27		30	К	2A9 2410			
20E1	Ì	28		29	þ	20E2			

FUNCTION TABLE (each 10-bit buffer/driver)

(•••••								
	INPUTS		OUTPUT					
OE1	OE2	Α	Y					
L	L	L	L					
L	L	Н	н					
н	Х	Х	Z					
Х	н	Х	Z					



SN74AVC16827 **20-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES176F - DECEMBER 1998 - REVISED FEBRUARY 2000

logic symbol[†]

	4			1	
10E1	1	&			
10E2	56		EN1		
a <u></u>	28	&			
20E1	29		EN2		
20E2		L			
1 \ 1	55		1 1∇	2	1V1
140	54		1 1 *	3	111
142	52			5	41/2
143	51			6	113
1A4	49			8	114
1A5	48			9	115
1A6	47			10	1Y6
1A7	45			12	147
1A8	44			13	1Y8
1A9	43			14	1Y9
1A10	42			15	1Y10
2A1	41		1 2∇	16	2Y1
2A2	40			17	2Y2
2A3	38			19	2Y3
2A4	37			20	2Y4
2A5	36			20	2Y5
2A6	- 24				2Y6
2A7	34			23	2Y7
2A8	33			24	2Y8
2A9	31			26	2Y9
2A10	30			27	2Y10
				I	

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Nine Other Channels



To Nine Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	0.5 V to 4.6 V 0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, V_O	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
DGV package	48°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVC16827 **20-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES176F - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vee	Supply voltage	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		V	
		V _{CC} = 1.2 V	V _{CC}			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
		V_{CC} = 2.3 V to 2.7 V	1.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$	2			
		V _{CC} = 1.2 V		GND		
		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{\hbox{CC}}$		
VIL	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V	
		V_{CC} = 2.3 V to 2.7 V		0.7		
		V _{CC} = 3 V to 3.6 V		0.8		
VI	Input voltage		0	3.6	V	
Ve		Active state	0	VCC	V	
V0	Oulput voltage	3-state	0	3.6	V	
		V _{CC} = 1.4 V to 1.6 V		-2		
	Static high loval output ourrant [†]	V _{CC} = 1.65 V to 1.95 V		-4	m 4	
OHS	Static high-level output current?	V_{CC} = 2.3 V to 2.7 V		-8	IIIA	
		V_{CC} = 3 V to 3.6 V		-12		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2		
	Statia low loval autout aurrant [†]	V _{CC} = 1.65 V to 1.95 V		4	m 4	
IOLS		V_{CC} = 2.3 V to 2.7 V		8	mA	
		$V_{CC} = 3 V \text{ to } 3.6 V$		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V	
TA	Operating free-air temperature		-40	85	°C	

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES176F – DECEMBER 1998 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0	.2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
VOH		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V	
		I _{OHS} = -8 mA,	V _{IH} = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3				
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4	V	
V _{OL}		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45		
		I _{OLS} = 8 mA,	V _{IL} = 0.7 V	2.3 V			0.55		
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7		
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±2.5	μΑ	
l _{off}		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μΑ	
I _{OZ}		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
	Control inputs			2.5 V					
C.	Control inputs			3.3 V					
Сį	Data inputs			2.5 V				р	
				3.3 V					
C.	Outpute			2.5 V				~ [
0	Outputs	vO = vCC or GND		3.3 V				рг	

[†] Typical values are measured at $T_A = 25^{\circ}C$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)		V _{CC} = 1.2 V	۷ _{CC} = ± 0.7	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
		(001101)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A	Y										ns
t _{en}	ŌĒ	Y										ns
^t dis	ŌĒ	Y										ns

switching characteristics, $T_A = 0^{\circ}C$ to $85^{\circ}C$, $C_L = 0 \text{ pF}^{\ddagger}$

PARAMETER	FROM (INPLIT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.15 V	UNIT
		(8611 61)	MIN MAX	
^t pd	A	Y		ns
1				

[‡] Texas Instruments SPICE simulation data



SN74AVC16827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES176F – DECEMBER 1998 – REVISED FEBRUARY 2000

operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V \pm 0.2 V	$\begin{array}{c} V_{\textbf{CC}} \texttt{=} \texttt{ 3.3 V} \\ \pm \texttt{ 0.3 V} \end{array}$	UNIT
				TYP	TYP	TYP	
<u> </u>	Power dissipation	Outputs enabled	$C_{1} = 0$ f = 10 MHz				рĒ
Cpd	capacitance	Outputs disabled	$C_{L} = 0, I = I0 \text{ IMHZ}$				l pr



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as t_{pd} .







- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms




- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as t_{pd} .

Figure 4. Load Circuit and Voltage Waveforms







NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{P7I} and t_{P7H} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments Widebus™ Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Packaged in Thin Very Small-Outline Package

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.



Figure 1. Output Voltage vs Output Current

This 9-bit 1-to-4 address register/driver is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The device is ideal for use in applications in which a single address bus is driving four separate memory locations. The SN74AVC16831 can be used as a buffer or a register, depending on the logic level of the select (SEL) input.

When $\overline{\text{SEL}}$ is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable ($\overline{\text{OE}}$) controls. Each $\overline{\text{OE}}$ controls two groups of nine outputs.

When $\overline{\text{SEL}}$ is logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers. $\overline{\text{OE}}$ controls operate the same as in buffer mode.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16831 9-BIT 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS SCES179F – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

When \overline{OE} is logic low, the outputs are in a normal logic state (high or low logic level). When \overline{OE} is logic high, the outputs are in the high-impedance state.

 $\overline{\text{SEL}}$ and $\overline{\text{OE}}$ do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16831 is characterized for operation from -40°C to 85°C.



terminal assignments

(TOP VIEW)								
41/1	Ч		7	h	11/2			
411 2V1	Н	1	80	K	11Z			
	Н	2	79	K				
	Н	3	78	K	GIND			
	H	4	11	K	312			
	H	5	76	K	412			
VCC	Ч	6	75	K	VCC			
NC	H	7	74	R	113			
AI	H	8	73	R	213			
GND	Ч	9	72	R	GND			
NC	Ц	10	71	ĥ	343			
A2	Ц	11	70	ĥ	4Y3			
GND	Ц	12	69	ĥ	GND			
NC	Ц	13	68	Ц	1Y4			
A3	Ц	14	67	ĥ	2Y4			
V _{CC}	Ц	15	66	Į	VCC			
NC	Ц	16	65	P	3Y4			
A4	Ц	17	64	2	4Y4			
GND	q	18	63	μ	GND			
CLK	Q	19	62	μ	1Y5			
OE1	Q	20	61	þ	2Y5			
OE2	Q	21	60	þ	3Y5			
SEL	Q	22	59	þ	4Y5			
GND	C	23	58	þ	GND			
A5	Q	24	57	þ	1Y6			
A6	d	25	56	h	2Y6			
V _{CC}	d	26	55	h	V_{CC}			
A7	٢	27	54	ĥ	3Y6			
NC	٦	28	53	Б	4Y6			
GND	٦	29	52	Б	GND			
A8	٢	30	51	ĥ	1Y7			
NC	Г	31	50	ĥ	2Y7			
GND	٦	32	49	Б	GND			
A9	Ī	33	48	Ō	3Y7			
NC	d	34	47	h	4Y7			
V _{CC}	٦	35	46	Б	V _{CC}			
4Y9	d	36	45	Б	1Y8			
3Y9	d	37	44	b	2Y8			
GND	٥	38	43	Б	GND			
2Y9	đ	39	42	Б	3Y8			
1Y9	ſ	40	41	Б	4Y8			

NC - No internal connection



SCES179F - DECEMBER 1998 - REVISED FEBRUARY 2000

	FUNCTION TABLE										
	INP	OUTPUT									
OE	SEL	CLK	Α	Y							
Н	Х	Х	Х	Z							
L	Н	Х	L	L							
L	Н	Х	Н	н							
L	L	\uparrow	L	L							
L	L	\uparrow	Н	н							

logic diagram (positive logic)



To Eight Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	0.5 V to 4.6 V 0.5 V to 4.6 V
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	64°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCES179F - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vaa	Supplyvoltage	Operating	1.4	3.6	V
VCC	Supply voltage	Data retention only	1.2		V
		V _{CC} = 1.2 V	VCC		
		V _{CC} = 1.4 V to 1.6 V	$0.65 \times V_{CC}$		
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V
		V_{CC} = 2.3 V to 2.7 V	1.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$	2		
		V _{CC} = 1.2 V		GND	
VIL		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$	
	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V		0.7	
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	3.6	V
Vo	Output voltage	Active state	0	VCC	V
V0	V _O Output voltage	3-state	0	3.6	v
		V _{CC} = 1.4 V to 1.6 V		-2	
	Static high lovel output current [†]	V _{CC} = 1.65 V to 1.95 V		-4	m۸
OHS	Static high-level output current?	V_{CC} = 2.3 V to 2.7 V		-8	IIIA
		V_{CC} = 3 V to 3.6 V		-12	
		V _{CC} = 1.4 V to 1.6 V		2	
	Static low lovel output current [†]	V _{CC} = 1.65 V to 1.95 V		4	m۸
OLS		V_{CC} = 2.3 V to 2.7 V		8	IIIA
		$V_{CC} = 3 V \text{ to } 3.6 V$		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V
TA	Operating free-air temperature		-40	85	°C

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES179F - DECEMBER 1998 - REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.	.2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
Vон		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V	
	I _{OHS} = -8 mA,	V _{IH} = 1.7 V	2.3 V	1.75					
		$I_{OHS} = -12 \text{ mA},$	$HS = -12 \text{ mA},$ $V_{IH} = 2 \text{ V}$		2.3				
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4		
V _{OL}	$I_{OLS} = 4 \text{ mA},$	V _{IL} = 0.57 V	1.65 V			0.45	V		
	I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55			
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7		
Ц	Control inputs	$V_I = V_{CC}$ or GND		3.6 V			±2.5	μΑ	
l _{off}		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μΑ	
I _{OZ}		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
	Control inputs			2.5 V					
C.	Control inputs			3.3 V				ъĒ	
U _I	Data inpute			2.5 V				pr	
Da	Data inputs			3.3 V					
	Outouts							nF	
00	Culpulo			3.3 V				ы	

[†] Typical values are measured at $T_A = 25^{\circ}C$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V _{CC} = 1.2 V		۷ _{CC} = ± 0.7	1.5 V 1 V	V _{CC} = 1.8 V ± 0.15 V		$V_{CC} = 2.5 V \\ \pm 0.2 V$		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency											MHz
tw	Pulse duration, CLK high or low											ns
t _{su}	Setup time, A data before $CLK\uparrow$											ns
^t h	Hold time, A data after CLK^{\uparrow}											ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER		TO (OUTPUT)	V _{CC} = 1.2 V	V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax												MHz
	A											
^t pd	CLK	Y										ns
	SEL											
ten	ŌĒ	Y										ns
^t dis	ŌE	Y										ns



SN74AVC16831 9-BIT 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS SCES179F – DECEMBER 1998 – REVISED FEBRUARY 2000

switching characteristics, T_A = 0°C to 85°C, C_L = 0 pF†

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.15 V MIN MAX	UNIT	
÷ .	A	×			
lpd	CLK	ř		ns	

† Texas Instruments SPICE simulation data

operating characteristics, T_A = 25°C

PARAMETER			TEST		V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
		TEST C	UNDITIONS	TYP	TYP	TYP	UNIT		
<u> </u>	Power dissipation	Outputs enabled	$C_{1} = 0$	f _ 10 M⊔→				ъĒ	
Cpd	capacitance	Outputs disabled	CL = 0,					pr	



SCES179F - DECEMBER 1998 - REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tpLz and tpHz are the same as tdis. F. tp71 and tp7H are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



PRODUCT PREVIEW

SCES179F – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. t_{PZI} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16831 9-BIT 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS SCES179F – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as t_{pd} .
 - tPLH and tPHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus™* Family
- *EPIC*TM (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications

- I_{off} Supports Partial-Power-Down Mode Operation
- Ideal for Use in PC133 Registered DIMM Applications
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.





This 18-bit universal bus driver is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. The A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SCES183F - DECEMBER 1998 - REVISED FEBRUARY 2000

description (continued)

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16834 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG OR DGV PACKAGE (TOP VIEW)								
_			L					
NC	1	• ₅₆	GND					
NC [2	55] NC					
Y1 [3	54]A1					
GND [4	53] GND					
Y2 [5	52] A2					
Y3 [6	51] A3					
V _{CC} [7	50]V _{CC}					
Y4 [8	49] A4					
Y5 [9	48] A5					
Y6 [10	47] A6					
GND [11	46] GND					
Y7 [12	45] A7					
Y8 [13	44] A8					
Y9 [14	43] A9					
Y10	15	42	A10					
Y11 [16	41	A11					
Y12 [17	40	A12					
GND [18	39	GND					
Y13 [19	38	A13					
Y14 [20	37	A14					
Y15 [21	36	A15					
V _{CC} [22	35	Vcc					
Y16	23	34]A16					
Y17 [24	33	A17					
GND [25	32	GND					
Y18	26	31	A18					
OE [27	30	CLK					
TE	28	29	GND					

NC - No internal connection



FUNCTION TABLE

	(each universal bus driver)										
	INP	UTS		OUTPUT							
OE	LE	CLK	Α	Y							
Н	Х	Х	Х	Z							
L	L	Х	L	L							
L	L	Х	Н	Н							
L	Н	\uparrow	L	L							
L	Н	\uparrow	Н	н							
L	Н	Н	Х	Y0 [†]							
L	Н	L	Х	Y0‡							

[†] Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes high

[‡] Output level before the indicated steady-state input conditions were established

logic symbol§

OE CLK LE Y1	27 30 28 3		EN1 > 2C3 C3 G2	1	3D	54	Α1
Y2	5					52	Δ2
V2	6					51	A 2
13	8					49	AJ
¥4	9					48	A4
Y5	10					47	A5
Y6	12					45	A6
Y7	13					44	A7
Y8	14					43	A8
Y9	15					42	A9
Y10	16					41	A10
Y11	17					40	A11
Y12	19					38	A12
Y13	20	l				37	A13
Y14	-20	t					A14
Y15	21	l				36	A15
Y16	23	I				34	A16
Y17	24					33	A17
Y18	26	•				31	A18

§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCES183F - DECEMBER 1998 - REVISED FEBRUARY 2000

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, VI (see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, V_O	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	. –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
DGV package	48°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCES183F - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vaa	Supply veltage	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		v	
		V _{CC} = 1.2 V	V _{CC}			
		V _{CC} = 1.4 V to 1.6 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
		V_{CC} = 2.3 V to 2.7 V	1.7			
		V_{CC} = 3 V to 3.6 V	2			
		V _{CC} = 1.2 V		GND		
		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$	V	
VIL	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
		V_{CC} = 2.3 V to 2.7 V		0.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8		
VI	Input voltage	-	0	3.6	V	
Ve	Output voltage	Active state	0	VCC	V	
V0	Oupur vohage	3-state	0	3.6	v	
		V _{CC} = 1.4 V to 1.6 V		-2		
	Static high loval output ourrant [†]	V_{CC} = 1.65 V to 1.95 V		-4	m /	
OHS	Static high-level output current?	V_{CC} = 2.3 V to 2.7 V		-8		
		V_{CC} = 3 V to 3.6 V		-12		
		V_{CC} = 1.4 V to 1.6 V		2		
	Statia low loval output ourrant [†]	V_{CC} = 1.65 V to 1.95 V		4	m (
OLS		V _{CC} = 2.3 V to 2.7 V		8	mA	
		V _{CC} = 3 V to 3.6 V		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V	
ТА	Operating free-air temperature		-40	85	°C	

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and

Dynamic Output Control (DOC[™]) Circuitry Technology and Applications, literature number SCEA009. NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES183F – DECEMBER 1998 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		Vcc	MIN	TYP†	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0	.2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
∨он		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V	
		I _{OHS} = -8 mA,	V _{IH} = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3				
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4		
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V	
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55		
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7		
Ц	Control inputs	$V_I = V_{CC}$ or GND		3.6 V			±2.5	μA	
loff	-	VI or VO = 3.6 V		0			±10	μA	
IOZ		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
				2.5 V		4			
				3.3 V		4			
<u> </u>	Control inputo			2.5 V		4		ъE	
Ci	Control inputs			3.3 V		4		р⊦	
	Data inputa			2.5 V		2.5			
	Data inputs		3.3 V		2.5				
<u> </u>	Outputo			2.5 V		6.5		~ [
C0	Outputs			3.3 V		6.5		μr	

[†] Typical values are measured at $T_A = 25^{\circ}C$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V _{CC} =	1.2 V	۷ _{CC} = ± 0.7	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	۲ <mark>0.2 × 0.2</mark> ۲	2.5 V 2 V	= ۷ _{CC} ± 0.3	3.3 V 3 V	UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock free	quency							150		150		150	MHz
+	Pulse	ie LE low						3.3		3.3		3.3		20
uw duration	CLK high or low						3.3		3.3		3.3		115	
	_	Data before CLK↑		1		0.9		0.7		0.7		0.7		
t _{su}	Setup time	Data	CLK high	1.6		1.5		1		1		1		ns
	unio	before LE↑	CLK low	3.1		1.7		1.3		1		1		1
		Data after CL	K↑	1.5		1.3		1		0.9		0.9		
t _h	Hold time	Data after LE↑	CLK high	2.5		2		1.8		1.5		1.4		ns
une		Data after LE↑	CLK low	2		1.7		1.5		1.3		1.3		115



SCES183F - DECEMBER 1998 - REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax						150		150		150		MHz
	A	Y	5.3	1.2	6.2	1.5	4.9	1	3.2	0.9	2.5	
^t pd	LE		7	2.2	9.7	1.8	7.5	1.5	4.9	0.8	4	ns
	CLK		6	1.9	7.8	1.6	6	1.1	3.7	1	3.1	
ten	OE	Y	7.9	2.4	10.2	1.6	8.8	1.5	6.7	1	6.2	ns
tdis	OE	Y	7.7	2.1	10.3	1.5	8.4	1.2	5.3	1	5.3	ns

switching characteristics, $T_A = 0^{\circ}C$ to $85^{\circ}C$, $C_L = 0 \text{ pF}^{\dagger}$

PARAMETER		ΤΟ	V _{CC} = ± 0.1	UNIT	
		(661161)	MIN	MAX	
tpd	A	×	0.6	1.3	20
	CLK	Ĭ	0.7	1.5	ns

[†] Texas Instruments SPICE simulation data

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V		
		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	C 0 _ f _ 10 MHz	45	48	52	ъĒ
Cpd capacitance	Outputs disabled	$C_{L} = 0, T = TO MHZ$	23	25	28	P⊢	



SCES183F – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tpLz and tpHz are the same as tdis.
 - F. tp71 and tp7H are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



SCES183F – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. t_{PZI} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16834 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES183F – DECEMBER 1998 – REVISED FEBRUARY 2000

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 V \pm 0.3 V$ $\odot 2 \times V_{CC}$ TEST **S1** O Open **500** Ω From Output Open tpd $(\land \land$ **Under Test** $2 \times V_{CC}$ tPLZ/tPZL GND $C_{L} = 30 \, pF$ tPHZ/tPZH **500** Ω (see Note A) LOAD CIRCUIT tw Vcc V_{CC}/2 Input V_{CC}/2 Vcc Timing 0 V V_{CC}/2 Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t_{su} th Vcc Data Output V_{CC}/2 V_{CC}/2 VCC Input Control 0 V V_{CC}/2 V_{CC}/2 (low-level **VOLTAGE WAVEFORMS** enabling) 0 V SETUP AND HOLD TIMES ^tPZL - tplz Output Vcc Vcc Waveform 1 V_{CC}/2 Input S1 at $2 \times V_{CC}$ OL + 0.3 V V_{CC}/2 V_{CC}/2 VOL (see Note B) 0 V tPZH · ^tPHZ ^tPLH ^tPHL Output Уон VOH Waveform 2 V_{OH} - 0.3 V CC/2 Output S1 at GND V_{CC}/2 V_{CC}/2 0 V (see Note B) VOL VOLTAGE WAVEFORMS **VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{P7I} and t_{P7H} are the same as t_{en} .
 - G. tpLH and tpHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications

- I_{off} Supports Partial-Power-Down Mode Operation
- Ideal for Use in PC133 Registered DIMM Applications
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to TI application reports AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.





This 18-bit universal bus driver is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16835 **18-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS SCES168H – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16835 is characterized for operation from -40°C to 85°C.

terminal assignments

(TOP VIEW)									
		\mathbf{J}	L						
NC	1	56	GND						
NC [2	55	INC						
Y1 [3	54	JA1						
GND [4	53	GND						
Y2	5	52	A2						
Y3 [6	51	A3						
Vccl	7	50	Vcc						
Y4	8	49	A4						
Y5	9	48	A5						
Y6 [10	47	A6						
GND [11	46	GND						
Y7 [12	45] A7						
Y8 [13	44	A8 🛛						
Y9 [14	43] A9						
Y10 [15	42] A10						
Y11 [16	41] A11						
Y12 [17	40] A12						
GND [18	39] GND						
Y13 [19	38	A13						
Y14 [20	37] A14						
Y15 [21	36] A15						
V _{CC} [22	35]v _{cc}						
Y16 [23	34]A16						
Y17 [24	33] A17						
GND [25	32] GND						
Y18 [26	31]A18						
OE [27	30]CLK						
LE [28	29]GND						

NC - No internal connection



FUNCTION TABLE

(each universal bus univer)									
	INP	OUTPUT							
OE	LE	CLK	Α	Y					
Н	Х	Х	Х	Z					
L	Н	Х	L	L					
L	Н	Х	Н	Н					
L	L	\uparrow	L	L					
L	L	\uparrow	Н	н					
L	L	L or H	Х	Y0 [†]					

[†] Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes low

OE CLK LE	27 30 28	 	EN1 > 2C3 C3				
		N	G2				
VA	3			1		54	
TI Vo	5			1	30	52	A1 A2
12	6					51	A2
13	8		<u> </u>			49	A3
14 V5	9					48	A4
Ve	10					47	AG
10 V7	12					45	A0
17 Vo	13					44	A7
	14					43	AO
19	15					42	A9
V14	16					41	A10
V12	17					40	AT
T 12	19					38	A12
T 13	20					37	AIS
T 14	21					36	A14
1 I D	23					34	A13
1 10 V17	24					33	A10
V19	26					31	A10
110			1				AIG

logic symbol[‡]

[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCES168H - DECEMBER 1998 - REVISED FEBRUARY 2000

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
DGV package	48°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCES168H - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vee	Cupply veltage	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		V	
		$V_{CC} = 1.2 V$	VCC			
		V_{CC} = 1.4 V to 1.6 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V_{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
		V_{CC} = 2.3 V to 2.7 V	1.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$	2		1	
		V _{CC} = 1.2 V		GND		
		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$	V	
VIL	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
		V_{CC} = 2.3 V to 2.7 V		0.7		
		V _{CC} = 3 V to 3.6 V		0.8		
VI	Input voltage		0	3.6	V	
Ve	Output voltage	Active state	0	VCC	V	
V0	Output vohage	3-state	0	3.6	V	
		V _{CC} = 1.4 V to 1.6 V		-2		
	Ctatic high loval output ourrant [†]	V_{CC} = 1.65 V to 1.95 V		-4	~ ^	
OHS	Static high-level output current?	V_{CC} = 2.3 V to 2.7 V		-8	mA	
		V_{CC} = 3 V to 3.6 V		-12		
		V _{CC} = 1.4 V to 1.6 V		2		
	Ctatia law laval autout autrant	V _{CC} = 1.65 V to 1.95 V		4		
OLS	Static low-level output current	V _{CC} = 2.3 V to 2.7 V		8	mA	
		V _{CC} = 3 V to 3.6 V		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V	
ТА	Operating free-air temperature		-40	85	°C	

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to TI application reports AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to TI application report Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16835 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES168H – DECEMBER 1998 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	Vcc	MIN	TYP†	MAX	UNIT		
		I _{OHS} = -100 μA,		1.4 V to 3.6 V	V _{CC} -0	.2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
∨он		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V	
		I _{OHS} = -8 mA,	V _{IH} = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3				
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4		
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V	
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55		
		I _{OLS} = 12 mA,	$V_{IL} = 0.8 V$	3 V			0.7		
Ц	Control inputs	$V_{I} = V_{CC}$ or GND		3.6 V			±2.5	μΑ	
loff		$V_I \text{ or } V_O = 3.6 \text{ V}$		0			±10	μA	
loz		$V_{O} = V_{CC}$ or GND,	$\overline{OE} = V_{CC}$	3.6 V			±10	μA	
ICC		$V_{I} = V_{CC} \text{ or GND},$	IO = 0	3.6 V			40	μA	
	CLK input			2.5 V		4			
				3.3 V		4			
<u> </u>	Control inputs	$V_I = V_{CC}$ or GND		2.5 V		4		ъE	
Ci				3.3 V		4		p⊢	
	Data inputa	VI = V _{CC} or GND		2.5 V		2.5			
	Data inputs			3.3 V		2.5			
	Quitauta			2.5 V		6.5			
C0	Outputs		3.3 V		6.5		рг		

[†] Typical values are measured at $T_A = 25^{\circ}C$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V _{CC} = 1.2 V		V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT			
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock} Clock frequency							150		150		150	MHz			
+	Pulse duration	LE high						3.3		3.3		3.3		200	
۱W		CLK high or low						3.3		3.3		3.3		115	
	Setup time	Data before (CLKÎ	1		0.9		0.7		0.7		0.7			
t _{su}		Setup time Data	Data	CLK high	1.7		1.6		1.2		0.8		0.8		ns
		before LE↓	CLK low	2		0.9		0.7		0.5		0.5			
t _h	Hold time	Data after CL	_K↑	1.5		1.3		1		0.9		1.3			
		Hold Data C	CLK high	3.2		2.4		2		1.7		1.6		ns	
		after LE↓	after LE↓	CLK low	2.8		2.1		1.7		1.5		1.4		



SCES168H - DECEMBER 1998 - REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}						150		150		150		MHz
^t pd	А	Y	4.5	1.2	6.2	1.3	5.5	1	3.1	0.9	2.5	
	LE		6.2	1.6	9.4	1.3	7.2	1.1	4.7	0.9	3.8	ns
	CLK		5.2	1.6	7.8	1.5	6	1	3.7	0.8	3.1	
ten	OE	Y	7.1	2.4	10.2	2.2	8.8	1.5	6.7	1.2	6.2	ns
tdis	OE	Y	6.9	2.2	10.3	2	8.4	1.2	5.3	1.1	5.3	ns

switching characteristics, $T_A = 0^{\circ}C$ to $85^{\circ}C$, $C_L = 0 \text{ pF}^{\dagger}$

PARAMETER	FROM		V _{CC} = ± 0.1	UNIT	
		(8811 81)	MIN	MAX	
. .	A	×	0.6	1.3	20
۲pd	CLK	T	0.7	1.5	115

[†] Texas Instruments SPICE simulation data

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER				V _{CC} = 1.8 V	/ _{CC} = 1.8 V V _{CC} = 2.5 V			
				TYP	TYP	TYP	UNIT	
C _{pd}	Power dissipation capacitance	Outputs enabled	C = 0 f = 10 MHz	45	48	52	nE	
		Outputs disabled	$C_L = 0$, $I = I \cup I V I \square Z$	23	25	28	- p⊢	



SCES168H – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tpLz and tpHz are the same as tdis. F. tp71 and tp7H are the same as ten.

 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



SCES168H - DECEMBER 1998 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tp71 and tp7H are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16835 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES168H – DECEMBER 1998 – REVISED FEBRUARY 2000

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 V \pm 0.3 V$ $\odot 2 \times V_{CC}$ TEST **S1 500** Ω O Open From Output Open tpd $(\land \land$ **Under Test** $2 \times V_{CC}$ tPLZ/tPZL GND $C_{L} = 30 \, pF$ tPHZ/tPZH **500** Ω (see Note A) -LOAD CIRCUIT tw Vcc V_{CC}/2 Input V_{CC}/2 Vcc Timing V_{CC}/2 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t_{su} th Vcc Data Output V_{CC}/2 V_{CC}/2 VCC Input Control 0 V V_{CC}/2 V_{CC}/2 (low-level **VOLTAGE WAVEFORMS** enabling) 0 V SETUP AND HOLD TIMES **t**PZL - tPLZ Output Vcc Vcc Waveform 1 V_{CC}/2 Input V_{CC}/2 V_{CC}/2 S1 at $2 \times V_{CC}$ OL + 0.3 V VOL (see Note B) 0 V tPZH -^tPHZ ^tPLH ^tPHL Output Уон VOH Waveform 2 V_{OH} - 0.3 V V_{CC}/2 Output V_{CC}/2 V_{CC}/2 S1 at GND 0 V (see Note B) VOL VOLTAGE WAVEFORMS **VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{P7I} and t_{P7H} are the same as t_{en} .
 - G. tpLH and tpHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- *DOC*[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Ideal for Use in PC133 Registered DIMM Applications
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.





This 20-bit universal bus driver is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. When \overline{LE} is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.


SCES170F – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

The SN74AVC16836 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG	OR D	GV PAC	KAGE
	(TOF	VIEW)	
		\cup	
OE	1	56	L CLK
Y1	2	55	LA1
Y2	3	54	A2
GND	4	53	GND
Y3	5	52	A3
Y4	6	51	A4
V _{CC}	7	50	Vcc
Y5	8	49	A5
Y6	9	48	A6
Y7	10	47	A7
GND	11	46	GND
Y8	12	45	A8
Y9	13	44	A9
Y10	14	43	A10
Y11	15	42	A11
Y12	16	41	A12
Y13	17	40	A13
GND	18	39] GND
Y14	19	38	A14
Y15	20	37	A15
Y16	21	36	A16
V _{CC}	22	35	Vcc
Y17	23	34	A17
Y18	24	33	A18
GND	25	32	GND
Y19	26	31	A19
Y20	27	30	A20
NC	28	29	<u>] LE</u>

NC - No internal connection

FUNCTION TABLE (each universal bus driver)

	INPUTS							
OE	LE	CLK	Α	Y				
н	Х	Х	Х	Z				
L	L	Х	L	L				
L	L	Х	Н	н				
L	Н	\uparrow	L	L				
L	Н	\uparrow	Н	н				
L	н	L or H	Х	Y ₀ †				

[†]Output level before the indicated steady-state input conditions were established



logic symbol[†]

OE CLK LE	1 56 29	EN1 > 2C3 C3 G2				
Y1	2	1⊽	1	3D	55	A1
Y2	3			-	54	A2
Y3	5			_	52	Δ3
¥4	6				51	Δ4
V5	8				49	۸ <u>۰</u>
Ve	9			_	48	A6
V7	10				47	A7
V8	12				45	Δ1 Δ8
VQ	13				44	A0
V10	14				43	A10
V11	15				42	A10
V12	16				41	A11
V12	17				40	A12
V14	19				38	A13
V15	20				37	A14
V16	21				36	A15
V17	23				34	A10
T 17	24				33	A17
T 10 V10	26				31	A18
Y20	27				30	A19

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCES170F - DECEMBER 1998 - REVISED FEBRUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	0.5 V to 4.6 V 0.5 V to 4.6 V
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
DGV package	48°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCES170F - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vaa	Supply voltage	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		V V	
		$V_{CC} = 1.2 V$	VCC			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$]	
VIH	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V	
		V_{CC} = 2.3 V to 2.7 V	1.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$	$\begin{tabular}{ c c c c c } \hline MIN & MAX & UNT \\ \hline Operating & 1.4 & 3.6 \\ \hline Data retention only & 1.2 & V \\ \hline V_{CC} = 1.2 V & V_{CC} \\ \hline V_{CC} = 1.4 V to 1.6 V & 0.65 \times V_{CC} \\ \hline V_{CC} = 1.65 V to 1.95 V & 0.65 \times V_{CC} \\ \hline V_{CC} = 2.3 V to 2.7 V & 1.7 & V \\ \hline V_{CC} = 3 V to 3.6 V & 2 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & 0.35 \times V_{CC} \\ \hline V_{CC} = 1.4 V to 1.6 V & 0.35 \times V_{CC} \\ \hline V_{CC} = 2.3 V to 2.7 V & 0.7 & V \\ \hline V_{CC} = 2.3 V to 2.7 V & 0.7 & V \\ \hline V_{CC} = 2.3 V to 2.7 V & 0.7 & V \\ \hline V_{CC} = 2.3 V to 3.6 V & 0.8 & V \\ \hline V_{CC} = 1.65 V to 1.95 V & 0.36 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -2 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -2 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -2 & V \\ \hline V_{CC} = 3 V to 3.6 V & -4 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -12 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -12 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -12 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -12 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -12 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -12 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -12 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & 2 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -12 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -12 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -2 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -2 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -2 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -2 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -2 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -2 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -2 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -2 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -2 & V \\ \hline V_{CC} = 1.4 V to 1.6 V & -2 & V \\ \hline V_{CC} = 1.4 V to 3.6 V & -12 & V \\ \hline V_{CC} = 1.4 V to 3.6 V & -12 & V \\ \hline V_{CC} = 1.4 V to 3.6 V & -4 & N \\ \hline \end{array}$			
		$V_{CC} = 1.2 V$		GND		
	Low-level input voltage	$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 imes V_{CC}$		
VIL		V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V	
		V_{CC} = 2.3 V to 2.7 V		0.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	3.6	V	
Ve	Output voltage	Active state	0	VCC	V	
V0	Output voltage	3-state	V to 3.6 V 0.8 0 3.6 ate 0 VCC 0 3.6 .4 V to 1.6 V -2	v		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$ \begin{array}{r} 3.6 \\ \hline \hline \\ \hline \\ \hline \\ \hline \hline \hline \hline \hline $		
	Static high lovel output ourrent [†]	V _{CC} = 1.65 V to 1.95 V		-4		
OHS	Static high-level output current	V_{CC} = 2.3 V to 2.7 V		-8	mA	
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2		
	Statia law laval autout autoat	V _{CC} = 1.65 V to 1.95 V		4	mA	
OLS	Static low-level output current?	V_{CC} = 2.3 V to 2.7 V		8		
		$V_{CC} = 3 V \text{ to } 3.6 V$		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V	
TA	Operating free-air temperature		-40	85	°C	

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES170F - DECEMBER 1998 - REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	VCC	MIN	TYP†	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.	.2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
VOH	$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V		
		I _{OHS} = -8 mA,	V _{IH} = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3				
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4		
V _{OL}		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V	
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55		
	-	I _{OLS} = 12 mA,	$V_{IL} = 0.8 V$	3 V			0.7		
Ц	Control inputs	$V_I = V_{CC}$ or GND		3.6 V			±2.5	μΑ	
l _{off}		$V_I \text{ or } V_O = 3.6 \text{ V}$		0			±10	μΑ	
I _{OZ}		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
	Control inputs			2.5 V					
C.	Control Inputs			3.3 V				ъĒ	
U _I	Data inpute			2.5 V				рг	
	Data inputs			3.3 V					
C	Outputs			2.5 V				ъĘ	
00	Oulpuis	$V_{O} = V_{CC} \text{ or } GND$		3.3 V				р⊢	

[†] Typical values are measured at $T_A = 25^{\circ}C$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V _{CC} =	1.2 V	V _{CC} = ± 0.1	1.5 V I V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	= ۷ _{CC} ± 0.3	3.3 V 3 V	UNIT			
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX				
f _{clock} Clock frequency												MHz			
t _w Pulse duration	Pulse	LE low													
	duration	CLK high or low												115	
		Data before CLK↑													
t _{su}	Setup	Data	CLK high											ns	
	unic	before LE↑	CLK low												
t _h	11-1-1	Data after CLK↑													
	time	Data after LE↑	CLK high or low											ns	



SCES170F - DECEMBER 1998 - REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM TO		V _{CC} = 1.2 V	V _{CC} = ± 0.	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}												MHz
	A											
^t pd	LE	Y										ns
	CLK											
ten	OE	Y										ns
tdis	OE	Y										ns

switching characteristics, $T_A = 0^{\circ}C$ to $85^{\circ}C$, $C_L = 0 \text{ pF}^{\dagger}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.15 V MIN MAX	UNIT
.	A	~		20
^t pd	CLK	ř		

[†] Texas Instruments SPICE simulation data

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER				V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V		
	PARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
<u> </u>	Power dissipation	Outputs enabled					~ F	
Cpd	capacitance	Outputs disabled	$C_{L} = 0$, $I = I \cup I V I H Z$				рг	



SCES170F – DECEMBER 1998 – REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms





SCES170F – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. tp71 and tp7H are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16836 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES170F – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PI7} and t_{PHZ} are the same as t_{dis} .
 - F. t_{P7I} and t_{P7H} are the same as t_{en} .
 - G. tpLH and tpHL are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms



General Information	1
Widebus™	2
Widebus+™	3
Application Reports	4
Mechanical Data	5

L

Contents

		Page
SN74AVC32245	32-Bit Bus Transceiver With 3-State Outputs	3–3
SN74AVC32501	36-Bit Universal Bus Transceiver With 3-State Outputs	3–13

L

- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Packaged in Plastic Fine-Pitch Ball Grid Array Package

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.



Figure 1. Output Voltage vs Output Current

This 32-bit (dual-octal) noninverting bus transceiver is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC32245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as four 8-bit transceivers, two 16-bit transceivers, or one 32-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC32245 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES191D - MARCH 1999 - REVISED FEBRUARY 2000

description (continued)

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC32245 is characterized for operation from -40°C to 85°C.

GKE PACKAGE (TOP VIEW)



terminal assignments

6	1A2	1A4	1A6	1A8	2A2	2A4	2A6	2A7	3A2	3A4	3A6	3A8	4A2	4A4	4A6	4A7
5	1A1	1A3	1A5	1A7	2A1	2A3	2A5	2A8	3A1	3A3	3A5	3A7	4A1	4A3	4A5	4A8
4	1 <mark>0E</mark>	GND	VCC	GND	GND	VCC	GND	2 <mark>0E</mark>	3 <mark>0E</mark>	GND	VCC	GND	GND	VCC	GND	4 0E
3	1DIR	GND	VCC	GND	GND	VCC	GND	2DIR	3DIR	GND	VCC	GND	GND	VCC	GND	4DIR
2	1B1	1B3	1B5	1B7	2B1	2B3	2B5	2B8	3B1	3B3	3B5	3B7	4B1	4B3	4B5	4B8
<u>\</u> 1	1B2	1B4	1B6	1B8	2B2	2B4	2B6	2B7	3B2	3B4	3B6	3B8	4B2	4B4	4B6	4B7
	Α	В	С	D	E	F	G	Н	J	К	L	Μ	Ν	Р	R	Т

FUNCTION TABLE (each 8-bit transceiver)

INP	UTS	
OE	DIR	OFERATION
L	L	B data to A bus
L	Н	A data to B bus
н	Х	Isolation



logic diagram (positive logic)





To Seven Other Channels





To Seven Other Channels

To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I : Except I/O ports (see Note 1)	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_{O}	
(see Note 1)	$\dots \dots -0.5$ V to 4.6 V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	40°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVC32245 **32-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES191D – MARCH 1999 – REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT					
Vaa	Supplyweltage	Operating	1.4	3.6	V					
VCC	Supply voltage	Data retention only	1.2		v					
		V _{CC} = 1.2 V	V _{CC}							
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$							
VIH	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V					
		V_{CC} = 2.3 V to 2.7 V	1.7		1					
		$V_{CC} = 3 V \text{ to } 3.6 V$	V _{CC} = 3 V to 3.6 V 2							
		V _{CC} = 1.2 V		GND						
		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$						
VIL	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V					
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7						
		V _{CC} = 3 V to 3.6 V		0.8						
VI	Input voltage		0	3.6	V					
Ve	Output voltage	Active state	0	VCC	V					
V0	Oulput voltage	3-state	0	3.6	v					
		V _{CC} = 1.4 V to 1.6 V		-2						
1	Static high lovel output ourreast	V _{CC} = 1.65 V to 1.95 V		-4						
OHS	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	ma					
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12						
		V _{CC} = 1.4 V to 1.6 V		2						
	Static low lovel autout autout	V _{CC} = 1.65 V to 1.95 V		4						
OLS	Static low-level output current i	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		8	ma					
		V _{CC} = 3 V to 3.6 V		12						
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V					
ТА	Operating free-air temperature		-40	85	°C					

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC32245 **32-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES191D - MARCH 1999 - REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.	2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
∨он		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V	
		I _{OHS} = -8 mA,	V _{IH} = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3				
V _{OL}		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		I _{OLS} = 2 mA,	V _{IL} = 0.49 V	1.4 V			0.4		
		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V	
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55		
		I _{OLS} = 12 mA,	$V_{IL} = 0.8 V$	3 V			0.7		
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±2.5	μΑ	
loff		VI or VO = 3.6 V		0			±10	μΑ	
loz‡		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±12.5	μA	
ICC		$V_{I} = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
C	Control inputo			2.5 V				_	
	$v_{\rm I} = v_{\rm CC} \text{ or GND}$			3.3 V				рг	
C.	A or P porto	or B ports $V_{O} = V_{CC}$ or GND		2.5 V				рF	
Cio				3.3 V					

[†] Typical values are measured at $T_A = 25^{\circ}C$.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)			V _{CC} = 1.2 V	V _{CC} = ± 0.	1.5 V 1 V	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
^t pd	A or B	B or A										ns	
t _{en}	ŌĒ	A or B										ns	
^t dis	ŌĒ	A or B										ns	

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
Power dissipation Outputs enabled		C = 0 f = 10 MHz				~F	
Cpd	capacitance	Outputs disabled	$C_{L} = 0$, $T = TO MHZ$] ^{pr}



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tp[H and tpH] are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms







- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 4. Load Circuit and Voltage Waveforms





- NOTES: A. CI includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



- Member of the Texas Instruments *Widebus*+[™] Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT[™] (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation

- Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V V_{CC}
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Packaged in Plastic Fine-Pitch Ball Grid Array Package

description

A Dynamic Output Control (DOC) circuit is implemented that, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC) Circuitry Technology and Applications*, literature number SCEA009.



Figure 1. Output Voltage vs Output Current

This 36-bit universal bus transceiver is operational at 1.2-V to 3.6-V V_{CC}, but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

DOC, EPIC, UBT, and Widebus+ are trademarks of Texas Instruments Incorporated.



GKF PACKAGE

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to V_{CC} through a pullup resistor, and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC32501 is characterized for operation from -40°C to 85°C.

(TOP VIEW) 1 2 3 4 5 6 000000 А 00000 В 000000 С 000000D Е 000000 000000 F 000000 G 000000 Н J 000000 Κ 000000 000000 L 000000 Μ 000000 Ν 000000 Ρ 000000 R 000000 Т U 000000 000000V 000000 W

terminal assignments

· · · · · · · · · · · · · · · · · · ·			i			
	1	2	3	4	5	6
А	1A2	1A1	1LEAB	1CLKAB	1B1	1B2
В	1A4	1A3	10EAB	1GND	1B3	1B4
С	1A6	1A5	1GND	1GND	1B5	1B6
D	1A8	1A7	1VCC	1V _{CC}	1B7	1B8
E	1A10	1A9	1GND	1GND	1B9	1B10
F	1A12	1A11	1GND	1GND	1B11	1B12
G	1A14	1A13	1VCC	1VCC	1B13	1B14
н	1A15	1A16	1GND	1GND	1B16	1B15
J	1A17	1A18	1OEBA	1CLKBA	1B18	1B17
к	NC	2LEAB	1LEBA	1GND	2CLKAB	NC
L	2A2	2A1	20EAB	2GND	2B1	2B2
М	2A4	2A3	2GND	2GND	2B3	2B4
N	2A6	2A5	2VCC	2VCC	2B5	2B6
Р	2A8	2A7	2GND	2GND	2B7	2B8
R	2A10	2A9	2GND	2GND	2B9	2B10
Т	2A12	2A11	2V _{CC}	2V _{CC}	2B11	2B12
U	2A14	2A13	2GND	2GND	2B13	2B14
V	2A15	2A16	2OEBA	2CLKBA	2B16	2B15
w	2A17	2A18	2LEBA	2GND	2B18	2B17

NC - No internal connection



(each 18-bit universal bus transceiver)								
INPUTS OU	JTPUT							
OEAB LEAB CLKAB A	В							
L X X X	Z							
н н х с	L							
н н х н	Н							
H L ↑ L	L							
н∟↑н	Н							
H L LorH X	в ₀ ‡							

FUNCTION TABLE[†]

[†]A-to-B <u>data</u> flow is shown. B-to-A flow is similar but uses OEBA, LEBA, and CLKBA. [‡]Output level before the indicated steady-state input

Output level before the indicated steady-state input conditions were established, provided that CLKAB is high before LEAB goes low

logic diagram (positive logic)





SN74AVC32501 **36-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES272E - APRIL 1999 - REVISED FEBRUARY 2000

logic diagram (positive logic) (continued)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I : Except I/O ports (see Note 1)	0.5 V to 4.6 V 0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	. –0.5 V to V_CC + 0.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_{O}	
(see Note 1)	\ldots –0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	. –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	$\ldots \ldots \pm 50 \text{ mA}$
Continuous current through each V _{CC} or GND	$\ldots \ldots \pm 100 \text{ mA}$
Package thermal impedance, θ_{JA} (see Note 3)	39°C/W
Storage temperature range, T _{stg}	\ldots –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVC32501 **36-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES272E - APRIL 1999 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT				
Vaa	Supply veltage	Operating	1.4	3.6	V				
VCC	Supply voltage	Data retention only	1.2		v				
		V _{CC} = 1.2 V	VCC						
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$						
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$						
		V_{CC} = 2.3 V to 2.7 V	1.7						
		$V_{CC} = 3 V \text{ to } 3.6 V$	2						
		V _{CC} = 1.2 V		GND					
		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$					
VIL	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V				
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	1				
Vi		V _{CC} = 3 V to 3.6 V		0.8	1				
VI	Input voltage		0	3.6	V				
<u> </u>	Output veltage	Active state	0	VCC	V				
V0	Output voltage	3-state	3-state 0		v				
V _I V _O		V _{CC} = 1.4 V to 1.6 V		-2					
	Ctatic high lovel output outpost	V _{CC} = 1.65 V to 1.95 V		-4					
OHS	Static high-level output current	V_{CC} = 2.3 V to 2.7 V		-8	mA				
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12					
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2					
	Ctatia law lavel autout autrent [†]	V _{CC} = 1.65 V to 1.95 V		4	1				
OLS	Static low-level output current i	V _{CC} = 2.3 V to 2.7 V		8	mA				
		$V_{CC} = 3 V \text{ to } 3.6 V$		12					
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V				
ТА	Operating free-air temperature		-40	85	°C				

⁺ Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC32501 **36-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES272E – APRIL 1999 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0	.2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05				
Vон		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V	
		$I_{OHS} = -8 \text{ mA},$	VIH = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3				
V _{OL}		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4		
		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V	
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55		
	-	I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7		
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±2.5	μΑ	
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μA	
loz‡		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±12.5	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
C.	Control inputo			2.5 V				۶E	
U,	$V_{I} = V_{CC} \text{ of GND}$			3.3 V				μr	
C.	A or B ports			2.5 V					
U0		AO = ACC or ADD		3.3 V				р⊢	

[†] Typical values are measured at V_{CC} = 2.5 V and 3.3 V, T_A = 25°C.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

			V _{CC} = 1.2 V		V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT					
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX					
f _{clock} Clock frequency												MHz						
t _W	Pulse duration	LE high	E high											20				
		CLK high or low												115				
t _{su}	Setup time	Data before CLK↑																
		Setup time	Data CLK high	CLK high											ns			
							unio	unio	before LE \downarrow	CLK low								
th	Hold time	Data after CLK↑																
		Data after LE↓	CLK high or low											ns				



SN74AVC32501 **36-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES272E – APRIL 1999 – REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER		TO (OUTPUT)	V _{CC} = 1.2 V	1.2 V V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax												MHz
	A or B	B or A										
t _{pd}	LE	A or B										ns
	CLK											
t _{en}	OEAB	В										ns
^t dis	OEAB	В										ns
ten	OEBA	A										ns
tdis	OEBA	A										ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	$V V_{CC} = 2.5 V V_{CC} = 3.3 V$		UNIT	
				ТҮР	ТҮР	ТҮР		
C _{pd}	Power dissipation	Outputs enabled	$C_{1} = 0$ f = 10 MHz				ъĘ	
	capacitance	Outputs disabled	$C_L = 0$, $T = TO WITZ$				μr	



SN74AVC32501 **36-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES272E - APRIL 1999 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms



SN74AVC32501 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES272E – APRIL 1999 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as t_{en} .
 - G. tp_I H and tp_{HI} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



SN74AVC32501 **36-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES272E - APRIL 1999 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC32501 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES272E – APRIL 1999 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms



General Information	1
Widebus™	2
Widebus+™	3
Application Reports	4
Mechanical Data	5

l

Contents

	Page
AVC Logic Family Technology and Applications	4–3
Dynamic Output Control (DOC [™]) Circuitry Technology and Applications	4–29
Implications of Slow or Floating CMOS Inputs	4–53

L

AVC Logic Family Technology and Applications

SCEA006A August 1998



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated
Contents

Title

Title	Page
Abstract	4–7
Introduction	4–7
AVC Family	4-7
Design Issues and AVC Family Solutions	4-9
Device Characteristics	4–12 4–12 4–13 4–13 4–15 4–18 4–20 4–21
Features and Benefits	
Conclusion	
Acknowledgment	4–22
Glossary	4–23
Appendix A – Parameter Measurement Information	4–25

List of Illustrations

Figure	Title	Page
1	Low-Voltage Logic Family Performance Positioning	4–8
2	Impedance Changes Through Switching Transitions	4–9
3	Totem-Pole Input Structure	4–10
4	Typical Bus-Hold Cell	4–10
5	Bus Hold Across V _{CC}	4–11
6	Device at 2.5-V V _{CC} With 3.3-V I/Os on One Side and 2.5-V I/Os on the Other, Showing Switching Levels	4–12
7	Device at 1.8-V V _{CC} With 2.5-V Inputs or 3.3-V Inputs, Showing Switching Levels	4–12
8	I _{CC} vs Frequency With 1, 8, or 16 Outputs Switching	4–13
9	$I_{CC} vs V_I$	4–14
10	V _O vs V _I	4–14
11	$t_{PHL} vs T_J$	4–15
12	$t_{PLH} vs T_J$	4–15
13	t _{PHL} vs Load Capacitance, One Output Switching	4–16
14	t _{PLH} vs Load Capacitance, One Output Switching	4–16
15	t _{PHL} vs Load Capacitance, 16 Outputs Switching	4–17
16	t _{PLH} vs Load Capacitance, 16 Outputs Switching	4–17
17	Simultaneous-Switching Voltage (V _{OLP} , V _{OLV}) vs Time	4–18
18	Simultaneous-Switching Voltage (V _{OHP} , V _{OHV}) vs Time	4–18
19	Slow Input-Transition Time	4–19
20	Pin-to-Pin Skew (t _{PHL} , t _{PLH}) (<100 ps nominal)	4–19
21	V _{OL} vs I _{OL}	4–20
22	V _{OH} vs I _{OH}	4–21
A-1	AVC Parameter Measurement Information (1.8 V \pm 0.15 V)	4–25
A-2	AVC Parameter Measurement Information ($V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$)	4–26
A-3	AVC Parameter Measurement Information ($V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$)	4–27

List of TablesTableTitlePage1Cpd for Various Conditions, One Output Switching4–132Selected AVC Family Features and Benefits4–22

Abstract

Texas Instruments (TI^{IM}) announces the industry's first logic family to achieve maximum propagation delays of less than 2 ns at 2.5 V. TI's next-generation logic is the Advanced Very-low-voltage CMOS (AVC) family. Although optimized for 2.5-V systems, AVC logic supports mixed-voltage systems because it is compatible with 3.3-V and 1.8-V devices. The AVC family features TI's Dynamic Output Control (DOCTM) circuit (patent pending). The DOC circuit provides enough current to achieve high signaling speeds, but automatically lowers the output impedance of the circuit during a signal transition and subsequently increases the impedance to reduce the overshoot and undershoot noise that is often found in high-speed logic. This feature of AVC logic eliminates the need for series damping resistors. AVC logic also has a power-off feature that disables outputs from the device when no power is applied.

Introduction

Current trends in advanced digital electronics design continue to include lower power consumption, lower supply voltages, faster operating speeds, smaller timing budgets, and heavier loads. Many designs are making the transition from 3.3 V to 2.5 V, and bus speeds are increasing beyond 100 MHz. Encompassing all these goals makes the requirement of signal integrity more difficult to achieve. For designs that require very-low-voltage logic and bus-interface functions, TI produces a new logic family that designers of next-generation high-performance workstations, PCs, networking, and telecommunications equipment find particularly useful.

AVC Family

TI's next-generation logic family is AVC (see Figure 1). As part of TI's Widebus[™] and Widebus+[™] families, these devices give designers an easy migration path to higher performance and lower voltages. Also offered in the AVC family are a broad line of logic gates and octal bus-interface functions. The devices in TI's AVC family are available in multiple JEDEC-standard advanced packages to provide maximum flexibility in board layout and cost.



Figure 1. Low-Voltage Logic Family Performance Positioning

Unparalleled Performance

TI's AVC family is the industry's first logic family to achieve maximum propagation delays of less than 2 ns at 2.5 V. This premier performance is achieved through a combination of advances. The family was designed for high performance, incorporating several novel circuit structures and changes to conventional logic-circuit designs. TI's advanced 0.5-micron Enhanced-Performance Implanted CMOS (EPIC[™]) fabrication process is used to produce the new devices.

Novel Output Structure

The AVC family features TI's DOC circuit, which changes output impedance during switching (see Figure 2). The DOC circuit allows a single device to have the desirable characteristics of reduced noise, similar to damping-resistor outputs during static conditions, and high drive similar to a low-impedance output during dynamic conditions. The DOC circuit controls overshoots and undershoots and limits noise, which are inherent in high-speed, high-current devices.



Figure 2. Impedance Changes Through Switching Transitions

Mixed-Voltage Mode and Power Off

The AVC family is optimized for low-power 2.5-V systems and effectively supports mixed-voltage systems because it is compatible with 3.3-V and 1.8-V devices. AVC device inputs and outputs are 3.6-V tolerant at 2.5-V and 1.8-V V_{CC}. This provides a bidirectional data path between 3.3-V LVTTL and 2.5-V CMOS, and a one-way data path from 3.3-V LVTTL or 2.5-V CMOS to 1.8-V CMOS. AVC logic also has a power-off isolation feature that disables outputs from the device during system partial power down.

Design Issues and AVC Family Solutions

Low Power (Optimized for 2.5 V)

Perhaps one of the most pervasive trends in advanced digital-electronics design is lower power consumption. Lower power consumption is especially important to extend battery life of portable equipment. Reduced heat dissipation from lower power consumption simplifies the measures necessary to remove heat and decrease the necessary packaging area, leading to production of smaller and less expensive products. One of the most effective ways to reduce power dissipation is to decrease integrated-circuit operating voltages. The AVC family, designed to operate at 2.5-V V_{CC}, enables high-performance, low-power, and advanced designs. Not simply a scaled-down 3.3-V family, AVC is the first logic family conceived and designed for optimized performance at 2.5 V.

Unused and Undriven Inputs (Bus Hold)

A circuit element that must be addressed when designing with a CMOS family, such as AVC, is circuit inputs. With the totem-pole structure (see Figure 3) that characterizes the inputs of CMOS devices, the input node must be held as close to the V_{CC} or GND rails as possible.



Figure 3. Totem-Pole Input Structure

Precautions should be taken to prevent the input voltage from floating near the threshold voltage because this biases both input transistors on and creates undesirably high I_{CC} currents at the V_{CC} pin of the device. Under certain conditions, this can damage the device. One way to address this concern is to place external pullup resistors at any input that might be in a high-impedance, undriven state. This is costly in terms of component count, reliability, and board area. An alternative solution is to employ the devices in the AVC family that utilize the optional bus-hold circuit at the inputs (see Figure 4). AVC devices with bus-hold circuitry are designated as AVCH.



Figure 4. Typical Bus-Hold Cell

The bus-hold circuit consists of two series inverters with the output fed back to the input through a resistor. This provides a weak positive feedback by sinking or sourcing current to the input node. The bus-hold cell holds the input at its last-known valid logic state until forcibly changed by a driving circuit. Figure 5 shows the input characteristics of bus hold as the input voltage is swept from 0 V to 2.5 V. These characteristics are similar to a weak bistable latch. The bus-hold cell sinks current when the input is low, and sources current when the input is high. When the input voltage is near the threshold, the circuit sinks or sources maximum current to force the input node toward either the V_{CC} or GND rail.





Generally, pullup and pulldown resistors should not be used on the inputs of devices with bus hold. In applications that require pullup or pulldown resistors to hold the inputs at a specific logic level, the $I_{I(hold)}$ maximum specification should be considered. The resistor value should be chosen to overcome bus hold under worst-case conditions. The resistor must supply enough current so that the input is pulled through the threshold to the desired logic level. If the current supplied is too weak, the input node could be held near the threshold, causing a high I_{CC} that could damage the part.

Partial Power-Down and Mixed-Voltage-Mode Data Communication

The inputs and outputs of the AVC family have been designed with all reverse-current paths to V_{CC} blocked. This low I_{OFF} current feature allows the device to remain electrically connected to a bus during partial power down without loading the remaining live circuits. This feature also allows the use of this family in a mixed-voltage environment. If the inputs or outputs are at a voltage greater than the V_{CC} of the device, there is no current sourcing back through the device from the higher voltage node to the lower-voltage V_{CC} supply.

With a bidirectional AVC transceiver powered with 2.5-V V_{CC} , two-way data communication between 3.3-V LVTTL devices and 2.5-V CMOS devices can occur (see Figure 6). The inputs of the AVC part are 3.6-V tolerant and accept the LVTTL switching levels. The outputs of the AVC part, when powered at 2.5-V V_{CC} under worst-case conditions, are accepted as valid switching levels at the input of a 3.3-V LVTTL device.

With a unidirectional AVC driver powered with 1.8-V V_{CC} , data communication from 2.5-V or 3.3-V signal levels to 1.8-V devices can occur (see Figure 7). The inputs of the AVC part are tolerant of the higher voltages and accept the higher switching levels. The outputs of the AVC driver are valid 1.8-V signal levels.



Figure 6. Device at 2.5-V V_{CC} With 3.3-V I/Os on One Side and 2.5-V I/Os on the Other, Showing Switching Levels



Figure 7. Device at 1.8-V V_{CC} With 2.5-V Inputs or 3.3-V Inputs, Showing Switching Levels

Device Characteristics

To facilitate a preliminary analysis of the characteristics of the AVC family, SPICE analysis graphs from TI's initial AVC-family device, the SN74AVC16245 16-bit bus transceiver with 3-state outputs are shown in Figures 8 through 22. These analyses are the outputs of SPICE simulations using standard loads specified in the parameter measurement information illustrations in Appendix A, unless otherwise noted.

Power Consumption

Figure 8 presents SPICE information about the device dynamic power consumption across the operating frequencies. Table 1 shows modeled values of power dissipation capacitance (C_{pd}). The C_{pd} data were obtained using an input edge rate of 1 ns (0%–100%), open-circuit load on the output, and one output switching with a 48-pin TSSOP (DGG) package.



Figure 8. I_{CC} vs Frequency With 1, 8, or 16 Outputs Switching

PARAMETER	TEST CONDITIONS C _L = 0, f = 10 MHz	V _{CC} = 1.8 V ± 0.15 V TYP	V _{CC} = 2.5 V ± 0.2 V TYP	V _{CC} = 3.3 V ± 0.3 V TYP
C _{pd}	Outputs enabled	15.9 pF	18.1 pF	21.1 pF
C _{pd}	Outputs disabled	~1 pF	~1 pF	~1 pF

Table 1. C_{pd} for Various Conditions, One Output Switching

Input Characteristics

Figures 9 and 10 present SPICE information about the device static behavior. Figure 9 shows the device supply-current requirements across input voltage and Figure 10 shows the output-voltage versus input-voltage transfer curves.



Figure 10. $V_O vs V_I$

Switching Performance

Figures 11 through 16 present SPICE models of the device dynamic behavior. Propagation delay times across various conditions of ambient temperature, load capacitance with one output switching, and load capacitance with 16 outputs switching are shown.



Figure 12. t_{PLH} vs T_J



Figure 13. t_{PHL} vs Load Capacitance, One Output Switching



Figure 14. t_{PLH} vs Load Capacitance, One Output Switching



Figure 15. tPHL vs Load Capacitance, 16 Outputs Switching



Figure 16. tPLH vs Load Capacitance, 16 Outputs Switching

Signal Integrity

Perhaps the most important measure of a device's performance in the dynamic domain is the effect of varying conditions upon signal integrity. Figures 17 through 20 show SPICE simulations of the device dynamic behavior. The effect of multiple outputs switching simultaneously on one that is held at a valid logic level is shown (see Figures 17 and 18). The effects of slow input-transition time (see Figure 19), and pin-to-pin skew (see Figure 20) are shown.



Figure 17. Simultaneous-Switching Voltage (VOLP, VOLV) vs Time



Figure 18. Simultaneous-Switching Voltage (VOHP, VOHV) vs Time







Figure 20. Pin-to-Pin Skew (t_{PHL}, t_{PLH}) (<100 ps nominal)

Output Characteristics With DOC

Selecting a component with improved output drive characteristics simplifies the design engineer's job of ensuring signal integrity and meeting timing requirements. For signal integrity, the output must have an output impedance that minimizes overshoots and undershoots. A component with $26-\Omega$ series damping resistors on the output ports was sometimes necessary to improve the match of the impedance with the transmission-line load on the output of the buffer. The opposing characteristic that must be considered is having sufficient drive to meet the timing requirements. The AVC family features TI's DOC circuit that automatically lowers the output impedance of the circuit during a signal transition and subsequently raises the impedance to reduce overshoot and undershoot. Figures 21 and 22 contain typical voltage and current curves that illustrate the operation of the circuit as it transitions from one state to another.



Figure 21. V_{OL} vs I_{OL}





The DOC circuitry provides enough drive current to achieve faster slew rates and meet timing requirements, but quickly switches the impedance level to reduce the overshoot and undershoot noise that is often found in high-speed logic. This feature of AVC logic eliminates the need for damping resistors in the output circuit, which are often used in series, and sometimes integrated with logic devices, to limit electrical noise. Damping resistors reduce the noise, but increase propagation delay due to the decreased drive current.

Because of the excellent signal integrity characteristics of the DOC output, transmission-line termination typically is unnecessary. Due to the high-impedance drive characteristics of the output in the static state, *the use of dc termination is specifically discouraged*. The output current that is required to bias a dc termination network could exceed the static-state output-drive capabilities of the device. AVC with DOC circuitry is ideally suited for any high-speed, point-to-point application or unterminated distributed load, such as high-speed memory interfacing.

Design Support

Examination of the characteristics of the device is a critical portion of a successful design. To aid the design engineer in analysis of device characteristics, the latest versions of IBIS models can be obtained from TI's website at http://www.ti.com. SPICE models are also available from TI. Please contact your local TI field sales representative for more information.

Features and Benefits

Table 2 provides selected AVC family features and benefits.

Table 2.	Selected	AVC Family	Features	and Ber	hefits
	OCICCICU		i catalos		icitio

FEATURES	BENEFITS
Optimized for 2.5-V V _{CC}	Enables low-power designs
Broad product offerings	Simplifies component choice
Advanced EPIC fabrication process; turbo-circuit design	Sub-2-ns (maximum) speeds at 2.5 V. Easier to meet timing windows in advanced high-speed designs
DOC outputs do not require series damping resistors internally or externally	Reduced ringing without series output resistors, increased performance and cost savings
Bus-hold option	Eliminates pullup or pulldown resistors on inputs
I_{OFF} – reverse-current paths to V_{CC} blocked on the inputs and outputs	Outputs disabled during power off for use in partial power down and mixed-voltage designs

Conclusion

For designs that require 1.8-V, 2.5-V, and 3.3-V logic functions with the highest performance, the AVC family provides the fastest, quietest logic devices optimized for 2.5-V and unterminated load conditions. AVC offers a broad line of Widebus and Widebus+ functions, logic gates, and octal bus-interface functions.

Acknowledgment

The authors of this application report are Stephen M. Nolan and Tim Ten Eyck.

Glossary

Α	
AVC	Advanced very-low-voltage CMOS
С	
CMOS	Complementary metal-oxide semiconductor
D	
DOC	Dynamic output control (patent pending)
Е	
EPIC	Enhanced-performance implanted CMOS
I	
IBIS	I/O buffer information specification
II	Input current
I _{I(hold)}	Input current (bus hold)
I _{OH}	High-level output current
I _{OL}	Low-level output current
L	
LVTTL	Low-voltage TTL (3.3-V power supply and interface levels)
Ρ	
PC	Personal computer
S	

SPICE Simulation program with integrated-circuit emphasis

Т

t _{pd}	Propagation delay time
t _{PHL}	Propagation delay time, high- to low-level output
t _{PLH}	Propagation delay time, low- to high-level output
TSSOP	Thin shrink small-outline package
TTL	Transistor-transistor logic

V

Vou	High-level	output	voltage
' UH	111511 10 101	output	vonuge

- V_{OL} Low-level output voltage
- V_{OHP} High-level output voltage peak
- V_{OHV} High-level output voltage valley
- V_{OLP} Low-level output voltage peak
- V_{OLV} Low-level output voltage valley



Appendix A – Parameter Measurement Information

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as t_{en} .
 - G. tpLH and tpHL are the same as t_{pd} .

Figure A–1. AVC Parameter Measurement Information (1.8 V \pm 0.15 V)



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. The outputs are measured one at a time with one transition pe
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
 G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure A–2. AVC Parameter Measurement Information (V_{CC} = 2.5 V \pm 0.2 V)



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - Figure A–3. AVC Parameter Measurement Information (V_{CC} = 3.3 V \pm 0.3 V)

Dynamic Output Control (DOC™) Circuitry Technology and Applications

SCEA009B July 1999



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

Contents

7	ï	t	l	e

Title	Page
Abstract	4–33
Introduction	4–33
Performance	4–33 4–33
Output Circuitry	4–36
What Happens at the Output in the Transition DOC Circuit Description	4–36 4–37
AC Dynamic Drive vs DC Static Drive	4-40
Waveforms – Comparison of ALVCH Standard and Resistor Outputs	4-42
Features and Benefits	4–45
Conclusion	4–46
Frequently Asked Questions	4–46
Acknowledgment	4–47
References	4–47
Glossary	4–48
Appendix A – Parameter Measurement Information	4–51

List of Illustrations

Figure	Title	Page
1	V _{OL} vs I _{OL}	4–34
2	V _{OH} vs I _{OH}	4–35
3	DOC Output Curve Superimposed on Resistor-Output and High-Drive-Output Curves	4–35
4	Switching Transition of a Fixed Low-Impedance Driver	4–36
5	Impedance Through Switching Transitions	4–37
6	Simplified Totem-Pole Output Stage	4–37
7	25-Ω Driver Driving Transmission-Line Load and Waveform at the Load \dots	4–38
8	25- Ω Driver and 26- Ω Series Resistor Driving Transmission-Line Load and Waveform at the Load	4–38
9	50- Ω Driver Driving Transmission-Line Load and Waveform at the Load	4–39
10	Two 50- Ω Drivers In Parallel, Driving Transmission-Line Load and Waveform at the Load	4–39
11	DOC Circuit Driving Transmission-Line Load and Waveform at the Load	4–40
12	DOC Device Output Current Through the Transition	4–41
13	Output Current Through the Transition, ±24-mA High-Drive Standard-Output Device	4–42
14	Outputs Driving a Standard Lumped Load, V _{CC} = 2.5 V	4–43
15	Outputs Driving a Standard Lumped Load, V _{CC} = 3.3 V	4–43
16	Outputs Driving a PC100 Load Network, V _{CC} = 2.5 V	4–44
17	Outputs Driving a PC100 Load Network, V _{CC} = 3.3 V	4–45
18	SDRAM Load Model	4–45
A-1	AVC Load Circuit and Voltage Waveforms ($V_{CC} = 2.5 V \pm 0.2 V$)	4–51

Table

List of Tables

ble	Title	Page
1	Recommended Static Output Current for DOC Circuits	4–41
2	Recommended Output Current for ALVC Device With Damping Resistor	4–41
3	Output Voltage Characteristics Over Recommended Operating Free-Air Temperature Range	4–42
4	Features and Benefits of DOC Circuitry	4–45

Abstract

Texas Instruments (TITM) next-generation logic is called the Advanced Very-low-voltage CMOS (AVC) family. The AVC family features TI's Dynamic Output Control (DOCTM) circuit (patent pending). DOC circuitry automatically lowers the output impedance of the circuit at the beginning of a signal transition, providing enough current to achieve high signaling speeds, then subsequently raises the impedance to limit the overshoot and undershoot noise inherent in high-speed, high-current devices. This allows a single device to have characteristics similar to both series-damping-resistor outputs during static conditions and to high-current outputs during dynamic conditions, eliminating the need for series damping resistors. Due to the characteristics of the DOC output, the dc drive-current specifications for DOC devices are not useable as a relative indicator of the dynamic performance. A thorough understanding of static and dynamic drive-current conditions is required to design with the DOC feature of AVC logic.

Introduction

Performance

Trends in advanced digital electronics design continue to include lower power consumption, lower supply voltages, faster operating speeds, smaller timing budgets, and heavier loads. Many designs are making the transition from 3.3 V to 2.5 V, and bus speeds are increasing beyond 100 MHz. Trying to meet all of these goals makes the requirement of signal integrity harder to achieve. For designs that require very-low-voltage logic and bus-interface functions, TI announces the AVC family featuring TI's DOC circuit. The DOC circuit limits overshoot and undershoot noise inherent in high-speed, high-current devices, while still providing propagation delays of less than 2 ns, maximum, at 2.5 V.

Impedance Matching

The design engineer must carefully consider a logic component's output characteristics to ensure signal integrity and meet timing requirements. The output must have an impedance that minimizes overshoots and undershoots for signal integrity. The opposing characteristic that must be considered is having sufficient drive to meet the timing requirements. In the past, the selection of a component with integrated $26-\Omega$ series damping resistors on the output ports or the use of external resistors was sometimes necessary. These resistors improve the impedance match of the driver output with the impedance of the transmission-line load and limit overshoot and undershoot noise. Damping resistors reduce the noise, but decrease slew rate and increase propagation delay due to the decreased drive current.

TI's DOC circuitry provides enough drive current to achieve fast slew rates and meet timing requirements, but quickly changes the output impedance level during the output transition to reduce the overshoot and undershoot noise that often is found in high-speed logic. This feature of AVC logic eliminates the need for series damping resistors in the output circuit, thereby improving the output slew rate and propagation-delay characteristics.

The dynamic drive current varies through the transition due to the dynamically changing output impedance. The static on-resistance (R_{ON}) of the output can be calculated from the V_{OH} vs I_{OH} and V_{OL} vs I_{OL} curves (see Figure 1 and Figure 2). At any specific point on the V_{OH} vs I_{OH} curves, $R_{ON} = (V_{OH} - V_{CC})/I_{OH}$. At any specific point on the V_{OL} vs I_{OL} curves, $R_{ON} = V_{OL}/I_{OL}$. The impedance during dynamic conditions is characterized by the slope of the V_O vs I_O line at any specific point on the graph.

The V_{OL} vs I_{OL} curves (see Figure 1) illustrate the impedance characteristics of the output in the low state. The curves represent the amount of sink current available (at a given V_{CC}) to drive the load, as the output voltage decreases from V_{CC} to 0 V when the output is sinking current (i.e., driving low). The V_{OL} vs I_{OL} curve for 2.5-V V_{CC} has two distinct regions of sink current availability. At the beginning of the transition from high to low, the portion of the output from 2.5-V to 1.5-V has a high amount of sink current available. In that region, the curve has characteristics that are similar to a circuit with an output resistance of approximately 20 Ω . Then, during the transition through 1.5 V, there is a steep drop in the drive current available. In the region from 1.5 V to ground, the curve has characteristics that are similar to a circuit with an output resistance of approximately 50 Ω . The V_{OL} vs I_{OL} curves for 1.8-V and 3.3-V V_{CC} have similar characteristics.



Figure 1. V_{OL} vs I_{OL}

The V_{OH} vs I_{OH} curves (see Figure 2) illustrate the impedance characteristics of the output in the high state. The curves represent the amount of source current available (at a given V_{CC}) to drive the load, as the output voltage increases from 0 V to V_{CC} when the output is sourcing current (i.e., driving high). The operation of the output in the high state is similar to the operation in the low state. There are two distinct regions of source current availability, each with an output resistance (at 2.5-V V_{CC}) of approximately 30 Ω and 50 Ω , respectively. The V_{OH} vs I_{OH} curves for 1.8-V and 3.3-V V_{CC} have similar characteristics.





The dual-impedance regions of the DOC output allow a single device to have characteristics similar to a ± 24 -mA high-drive device, providing fast edge rates and propagation-delay times. During the latter portion of the transition and during static conditions, the device has the characteristics of a series-damping-resistor part, with reduced ringing. Figure 3 illustrates the dual-impedance nature of the DOC output as compared to the fixed-impedance outputs of both a high-drive part and a series-damping-resistor part by showing the V_{OL} vs I_{OL} curves of all three.



Figure 3. DOC Output Curve Superimposed on Resistor-Output and High-Drive-Output Curves

Output Circuitry

What Happens at the Output in the Transition

A standard device with a fixed low-impedance output delivers high current to the load during the entire transition. At the top of the transition from low to high, high-drive circuits can experience a tremendous overshoot and ringing due to the fast slew rate (see Figure 4). The DOC circuit counteracts this by switching to a higher output impedance, thereby slowing the slew rate as the output approaches the top of the transition.





Figure 5 illustrates the output of the DOC driver in the transition from low to high. Initially, the output is at a static low level. The 2.5-V V_{OL} vs I_{OL} impedance-characteristic curve (see Figure 1) shows that, with an output at 0 V, the output resistance in the low state is approximately 50 Ω . When the transition from low to high begins, the 2.5-V V_{OH} vs I_{OH} curve (see Figure 2) illustrates the impedance characteristics of the output. Initially, the output resistance is approximately 30 Ω . Under typical conditions, this low-impedance output can deliver nearly 84 mA to the load, providing a very fast slew rate. After the output voltage passes through the threshold (1.5 V) in the transition from low to high, the output resistance is switched from approximately 30 Ω to approximately 50 Ω . This increase in output resistance reduces the amount of drive current available. This decreases the slew rate and rolls off the transition, producing a smooth knee at the top and reducing overshoot or ringing. When the final output voltage is reached, due to the high output resistance, the amount of drive current available to hold the output voltage at a valid logic level is at a minimum, providing relatively low static-state power levels.



Figure 5. Impedance Through Switching Transitions

A transition from high to low behaves in a similar manner and can be understood by the same principles. When the transition from high to low begins, the 2.5-V V_{OL} vs I_{OL} curve (see Figure 1) illustrates the impedance characteristics of the output. Initially, the output resistance is approximately 20 Ω . Under typical conditions, this low output impedance can deliver nearly 105-mA to the load. Then, as the output voltage passes through the threshold (1.5 V), the output resistance is switched from approximately 20 Ω to approximately 50 Ω . This results in minimal, or no undershoot.

DOC Circuit Description

Figure 6 shows a simplified output stage of a typical logic circuit. When the input is low, the n-channel transistor (Q_n) turns off and the p-channel transistor (Q_p) turns on and begins to conduct, and the output voltage V_0 is pulled high. Conversely, when the input is high, Q_p turns off, Q_n begins to conduct, and V_0 is pulled low. This action is similar to an inverter, and several of these inverting stages typically are cascaded in series to form a buffer/driver.



Figure 6. Simplified Totem-Pole Output Stage

The sizes of the output transistors Q_p and Q_n determine the output impedance. The transistors are designed with the sizes of the n-channel FET and p-channel FET selected to provide an output impedance of a specific design value. The sizes can be selected so that the on-resistance of the output is, for example, characteristically approximately 25 Ω , which is the typical output impedance of a conventional low-voltage CMOS logic device. Figure 7 illustrates a driver with the output transistors sized to provide a 25- Ω output. The driver is shown driving a transmission-line load consisting of a length of transmission line that is terminated into a capacitor. The waveform showing the signal incident at the capacitor depicts the fast slew rates and small propagation delays that are characteristic of low-impedance drivers. The fast edge rates create large overshoots and unacceptable ringing.



Figure 7. 25- Ω Driver Driving Transmission-Line Load and Waveform at the Load

One method of reducing the ringing and electrical noise is to slow down the edge rates. This can be accomplished by the addition of a damping resistor in series with the output. This creates a high-impedance low-drive output. Figure 8 illustrates a driver with a 25- Ω output and a series 26- Ω damping resistor driving the transmission-line load. The resultant signal is much cleaner, but the slower edge rate increases the propagation delay time. Depending on the total timing budget available, this could be an unacceptable solution. Series resistors also can raise the dc low-voltage level of a signal. This reduces noise immunity of the receiving logic. Finally, series damping resistors should be used only on point-to-point nets, and never with distributed loads, because of the half voltage that propagates down the transmission line due to incident wave switching.



Figure 8. 25- Ω Driver and 26- Ω Series Resistor Driving Transmission-Line Load and Waveform at the Load

Another method that can be used to improve the impedance match of the output with the load is to reduce the size of the output transistors. If their sizes are decreased, the output impedance increases. This provides a low-drive output. Figure 9 illustrates a driver with the output transistor sizes selected to provide a 50- Ω output. The driver is shown driving the same transmission-line load and the resultant waveform at the load exhibits similar characteristics to the series-damping-resistor version.



Figure 9. 50- Ω Driver Driving Transmission-Line Load and Waveform at the Load

It is also interesting to explore the attributes of two drivers in parallel. Figure 10 represents two 50- Ω drivers in parallel. The resultant waveform at the load exhibits characteristics similar to the single 25- Ω driver. In fact, the parallel combination of the two has the same output impedance as a single 25- Ω impedance driver. This effectively creates a low-impedance high-drive output.



Figure 10. Two 50- Ω Drivers In Parallel, Driving Transmission-Line Load and Waveform at the Load

Increasing the output impedance reduces overshoots and undershoots, but at the cost of increased propagation delays. Decreasing the output impedance decreases propagation delays, but at the cost of increased overshoots and undershoots. A desirable circuit would have a low output impedance for the beginning portion of the output transition and a high output impedance for the latter portion of the output transition. This would provide fast propagation delays, with minimal, or no overshoot or undershoot.

Figure 11 is a block diagram of the DOC circuit, which consists of a fixed driver with a nominal 50- Ω on-resistance. The 50- Ω driver functions like a typical high-impedance low-drive output, with good electrical and noise characteristics. In parallel with the 50- Ω driver is a controllable 50- Ω nominal on-resistance driver, with an output that can be enabled or disabled similar to the output of a 3-state device. When a device is disabled, its output is in a very high-impedance state and contributes nothing to the drive or to the loading of the output. When it is enabled, the parallel combination of the 50- Ω drivers has the same output characteristics as a single 25- Ω impedance driver. This effectively creates a low-impedance high-drive output. The impedance control circuit (ZCC) enables and disables the controllable driver by controlling its ON signal. The ZCC monitors the output and controls the controllable driver at the appropriate times during the signal transition to achieve a high-drive, fast slew-rate transition.



Figure 11. DOC Circuit Driving Transmission-Line Load and Waveform at the Load

The operation of the DOC begins with the output in a static state, for example, at a logic low state. In the static low state, the ZCC has the controllable 50- Ω driver disabled and the n channel of the fixed 50- Ω driver sinks current to ground from the output. When the input transitions from low to high, the n-channel transistor in the fixed 50- Ω driver turns off, and the p channel turns on, sourcing current to the output and beginning the output transition from low to high. Simultaneously, the ZCC enables the p channel in the controllable 50- Ω driver. The parallel p channels of the drivers have a combined on-resistance of approximately 25 Ω . This low impedance provides a high drive current to cause a fast slew-rate signal transition. The ZCC senses the output voltage, and as the voltage passes through threshold in the transition from low to high, the ZCC disables the output p channel of the controllable 50- Ω driver. The increase in output impedance decreases the slope and rolls off the output signal, reducing the overshoot.

The operation of the high-to-low transition is similar.

AC Dynamic Drive vs DC Static Drive

The dc drive-current ratings in the recommended operating-conditions table of a device data sheet typically are selected to show the static-drive capability of a device when the output voltage is at a worst-case valid logic level, such as $V_{OH(MIN)}$ or $V_{OL(MAX)}$. Historically, these dc drive-current ratings were used as a relative measure of a component's ac dynamic-drive performance. For a device with a fixed output on-resistance, this was an acceptable method, because the dc current at a given logic level could be extrapolated to determine the amount of ac drive current available through the transition.

With DOC circuitry, the output impedance characteristics change dynamically during a transition. *The dc drive-current specification is not a useable indicator of the devices' dynamic performance capability*. The dc output ratings of DOC devices (see Table 1) can be used loosely as a relative comparison to the dc output ratings of devices with integral series damping resistors (see Table 2), and this is a good indication of the DOC circuit's excellent low-noise and low-power characteristics. However, unlike a part with a fixed low-drive output, the DOC circuitry provides good ac performance. The DOC output provides a very strong ac drive during dynamic conditions, capable of driving very heavily capacitive CMOS loads.

			MIN	MAX	UNIT
IOHS	Static high-level output current	V_{CC} = 1.65 V to 1.95 V		-4	mA
		V_{CC} = 2.3 V to 2.7 V		-8	
		V_{CC} = 3 V to 3.6 V		-12	
IOLS	Static low-level output current	V_{CC} = 1.65 V to 1.95 V		4	
		V_{CC} = 2.3 V to 2.7 V		8	mA
		V _{CC} = 3 V to 3.6 V		12	

Table 1. Recommended Static Output Current for DOC Circuits¹

Table 2. Recommended Output Current for ALVC Device With Damping Resistor²

			MIN	MAX	UNIT	
юн	High-level output current	V _{CC} = 2.3 V		-6	mA	
		V _{CC} = 2.7 V		-8		
		$V_{CC} = 3 V$		-12		
IOL	Low-level output current	V _{CC} = 2.3 V		6	mA	
		V _{CC} = 2.7 V		8		
		$V_{CC} = 3 V$		12		

The DOC device performs like a high-drive part during signal transition. Under typical conditions at 2.5-V V_{CC} , the drive current that is available during the beginning of a transition from low to high is about 84 mA, and from high to low is about 105 mA. Figure 12 illustrates the output current of the DOC circuit driving a standard load through the low-to-high and high-to-low transitions. Note the large peak currents during the transition.





The dynamic drive current is not specified on the data sheet for devices with DOC outputs because of its transient nature, but it is similar to the dynamic drive current that is available from a ± 24 -mA (at 2.5-V V_{CC}) high-drive standard-output device (see Figure 13).


Figure 13. Output Current Through the Transition, ±24-mA High-Drive Standard-Output Device

Because a typical CMOS load is purely capacitive, with very little bias (leakage) current necessary to hold a valid static logic level, the amount of dc drive required of most drivers is small. The dc drive is specified on the data sheet of DOC output devices. The output parameters are static and testable values that are enumerated in terms of minimum and maximum output voltages at specific output currents (see Table 3).

PARAMETER	т	EST CONDITIONS	Vcc	MIN	TYP	MAX	UNIT
	I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.2			
Vou	I _{OH} = -4 mA,	V _{IH} = 1.07 V	1.65 V	1.2			V
VОН	I _{OH} = -8 mA,	V _{IH} = 1.7 V	2.3 V	1.75			
	I _{OH} = -12 mA,	$V_{IH} = 2 V$	3 V	2.3			
	I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
Ve	I _{OL} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45	V
VOL	I _{OL} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55	v
	I _{OL} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7	

Table 3. Output Voltage Characteristics Over Recommended Operating Free-Air Temperature Range¹

Termination (AC vs DC)

Because of the excellent signal-integrity characteristics of the DOC output, transmission-line termination typically is unnecessary. Due to the high-impedance characteristics of the output in the static state, *the use of dc termination is specifically discouraged*. The output current that is required to bias a dc termination network could exceed the static-state output-drive capabilities of the device. AVC family devices with DOC circuitry are suited ideally for any high-speed, point-to-point application or unterminated distributed load, such as high-speed memory interfaces.

Waveforms – Comparison of ALVCH Standard and Resistor Outputs

Figures 14 and 15 show the SPICE results comparing SN74AVC16827 with SN74ALVCH16827 and SN74ALVCH162827 into a standard lumped load (see Appendix A) for $V_{CC} = 2.5$ V and $V_{CC} = 3.3$ V, respectively. The results show the relative propagation delay and noise performance of the DOC circuit.







Figure 15. Outputs Driving a Standard Lumped Load, V_{CC} = 3.3 V

Figures 16 and 17 show the SPICE modeling of the SN74AVC16827 with the DOC circuit, an SN74ALVCH16827 with low-impedance output circuit, and an SN74ALVCH162827 with series damping resistors driving a PC100 DQM load for $V_{CC}=2.5$ V and $V_{CC}=3.3$ V, respectively. The DQM load is defined in the IntelTM *PC SDRAM Registered DIMM Specification*, Revision 1.0, February 1998³. For this example, the 256-Mbyte load was used. The transmission lines have a characteristic impedance of 70 Ω . The lengths of the transmission lines are specified in the PC100 specification; series resistor R1 was specified as zero. This resistor is not necessary when using the DOC circuit. The six SDRAM loads were modeled by the circuit shown in Figure 18.

The waveforms shown in Figures 16 and 17 were measured at the input to the memory devices. The low-impedance driver exhibits excessive overshoots and undershoots, while the DOC circuit and the driver with series damping resistors does not. The DOC circuit is faster than the series-damping-resistor circuit. This improvement in speed is more pronounced when the simulations are run under worst-case weak conditions.



Figure 16. Outputs Driving a PC100 Load Network, V_{CC} = 2.5 V

Intel is a trademark of Intel Corporation.



Figure 17. Outputs Driving a PC100 Load Network, V_{CC} = 3.3 V



Figure 18. SDRAM Load Model

Features and Benefits

Table 4 summarizes DOC circuit features and some of the benefits of those features.

Table 4.	Features and	I Benefits of	DOC	Circuitry
----------	--------------	---------------	-----	-----------

FEATURES	BENEFITS
Optimized for 2.5-V V _{CC} . No damping resistors	Enables low-power designs
Low-impedance, high-drive output during the beginning of a signal transition	Fast edge-rates and small propagation delays
High output impedance for the later portion of the ouput transition	Minimal, or no overshoot or undershoot
High-impedance, low-drive steady-state output after signal transition	Enables low-power designs
DOC outputs do not require series damping resistors internally or externally	Reduced ringing without series output resistors; increased performance; cost savings
I_{OFF} – reverse-current paths to V _{CC} blocked	Outputs disabled during power off for use in partial power-down designs

Conclusion

The DOC circuitry provides a low-impedance, high-drive output during the beginning of a signal transition, to provide fast edge rates and small propagation delays. Then, as the output passes through the threshold, the DOC switches to a high-impedance, low-drive output to roll off the signal and reduce ringing. The amount of static dc drive current specified in the data sheets of devices with DOC features does not reflect the large amount of dynamic current that is available to drive a typical large capacitive CMOS load.

Frequently Asked Questions

1. Q: What is DOC?

A: DOC is the Dynamic Output Control circuit (patent pending). It is the output circuit of TI's AVC family of devices that changes the output impedance during the signal transition.

- 2. Q: Why use DOC output?
 - A: During the beginning of the signal transition, DOC output provides the desirable characteristics of high drive to supply fast edge-rates and small propagation delays. As the signal passes through the threshold, the DOC output decreases the drive to roll off the signal and reduce ringing without the use of damping resistors.
- 3. Q: How does DOC work?
 - A: The DOC output has an impedance-control circuit that monitors the output signal. When a transition begins, the impedance-control circuit enables the outputs of two parallel drivers to provide a low-impedance, high-drive output. As the output passes through the threshold, the impedance-control circuit disables the output of one of the drivers, providing a high-impedance, low-drive output.
- 4. Q: Should I use series damping resistors on the output of DOC devices?
 - A: It is not necessary to use series damping resistors to reduce ringing because the DOC output provides a high-impedance, low-drive output at the end of the signal transition. Using series damping resistors would defeat the high-drive benefit of the DOC output.
- 5. Q: Can I use dc termination on the output of DOC devices?

A: *Do not use dc termination*. The use of dc termination could exceed the static-drive capability of the DOC output. Due to the excellent signal-integrity characteristics of the DOC output, termination should be unnecessary.

- 6. Q: What is the maximum drive-current capability of the DOC output?
 - A: The DOC output has ± 8 -mA dc static-drive current capability at 2.5-V V_{CC}. Under typical conditions at 2.5-V V_{CC}, the amount of ac dynamic-drive current that the DOC output can supply varies from a maximum of about 84 mA at the beginning of the transition from low to high. At the beginning of the transition from high to low, it varies from a maximum of about 105 mA.
- 7. Q: What is the output impedance of a DOC circuit?
 - A: The impedance during dynamic conditions is characterized by the slope of the $V_O vs I_O$ line, at any specific point on the graph. The output R_{ON} can be calculated from the $V_{OH} vs I_{OH}$ and $V_{OL} vs I_{OL}$ curves (see Figure 1 and Figure 2). At any specific point on the $V_{OH} vs I_{OH}$ curves, $R_{ON} = (V_{OH} - V_{CC})/I_{OH}$. At any specific point on the $V_{OL} vs I_{OL}$ curves, $R_{ON} = V_{OL}/I_{OL}$. In the high state, the output R_{ON} varies from approximately 50 Ω in the high-impedance mode to approximately 30 Ω in the low-impedance mode. In the low state, the output $R_{ON} varies$ from approximately 50 Ω in the high-impedance mode to approximately 20 Ω in the low-impedance mode.
- 8. Q: Are devices with DOC output circuitry fast?
 - A: Yes, the DOC output provides a very fast edge-rate to decrease the propagation delay times, while maintaining the excellent signal-integrity characteristics associated with the slower series-damping-resistor parts.

- 9. Q: Why aren't ac dynamic-drive specifications included in the data sheet?
 - A: The dynamic-drive current is not specified on the data sheet for devices with DOC outputs because of its transient nature, but it is similar to the drive current available from a standard-output device with an I_{OL} of ± 24 mA at 2.5-V V_{CC} .
- 10. Q: In data sheets for devices with DOC outputs, is the dc static-drive specification an indicator of the devices' dynamic performance?
 - A: No. The devices perform like high-drive devices during signal transition. This is not reflected in the dc static-drive specification on the data sheet.
- 11. Q: Since the DOC output provides high-drive, does it suffer from poor simultaneous switching performance? How does its simultaneous switching performance compare to standard and resistor devices?
 - A: At 2.5-V V_{CC} with output into a standard load, SPICE analysis shows that the SN74AVC16245 DOC outputs have a maximum $V_{OLV} = -165$ mV, standard outputs have a maximum $V_{OLV} = -574$ mV, and resistor outputs have a maximum $V_{OLV} = -36$ mV (15 outputs switching, one steady-state low).
- 12. Q: Do DOC outputs contribute to a device's low-power performance?
 - A: Compared to a damping-resistor output where a portion of the output drive is dissipated in the resistor and not delivered to the load, the DOC output offers better low-power performance. The devices in the AVC family that feature DOC outputs are designed for 2.5-V V_{CC} operation, enabling low-power designs.

Acknowledgment

The authors of this application report are Stephen M. Nolan and Tim Ten Eyck.

References

- 1. TI SN74AVC16245 16-Bit Bus Transceiver With 3-State Outputs, literature number SCES142.
- 2. TI SN74ALVC162245 16-Bit Bus Transceiver With 3-State Outputs, literature number SCES064.
- 3. Intel PC SDRAM Registered DIMM Specification, Revision 1.0, February 1998.

Glossary

Α

А	Amperes
ac	Alternating current
ALVC	Advanced Low-Voltage CMOS
AVC	Advanced Very-low-voltage CMOS
B	
В	Byte
С	
С	Celsius
CMOS	Complementary metal-oxide semiconductor
D	
dc	Direct current
DIMM	Dual-inline memory module
DOC	Demonstrate control (not on the condition)
	Dynamic output control (patent pending)
DQM	Data mask
DQM DRAM	Data mask Dynamic random-access memory
DQM DRAM F	Data mask Dynamic random-access memory
DQM DRAM F	Data mask Dynamic random-access memory Farad
DQM DRAM F FET	Data mask Dynamic random-access memory Farad Field-effect transistor
DQM DRAM F FET H	Data mask Dynamic random-access memory Farad Field-effect transistor

Η

IBIS	I/O buffer information specification
II	Input current
I _{OFF}	Current into a pin when $V_{CC} = 0 V$
I _{OH}	High-level output current
I _{OHS}	Static high-level output current
I _{OL}	Low-level output current
I _{OLS}	Static low-level output current
IV	Current vs voltage

Μ

Max	Maximum
Min	Minimum

Ρ



Personal computer





S

S	Seconds
SDRAM	Synchronous DRAM
SPICE	Simulation program with integrated-circuit emphasis
Т	

TI Texas Instruments

V

V	Volts
V _{CC}	Supply voltage
V _O	Output voltage
V _{OH}	High-level output voltage
V _{OL}	Low-level output voltage
V _{OHP}	High-level output voltage peak
V _{OHV}	High-level output voltage valley
V _{OLP}	Low-level output voltage peak
V _{OLV}	Low-level output voltage valley
Ζ	

ZCC Impedance control circuit



Appendix A – Parameter Measurement Information

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \le 10$ MHz, $Z_O = 50 \Omega$, $t_f \le 2$ ns, $t_f \le 2$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.

Figure A–1. AVC Load Circuit and Voltage Waveforms (V_{CC} = 2.5 V \pm 0.2 V)

Implications of Slow or Floating CMOS Inputs

SCBA004C February 1998



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated

Contents

Title

Introduction	4–57
Characteristics of Slow or Floating CMOS Inputs	4–57
Slow Input Edge Rate	4–59
Floating Inputs	4–59
Recommendations for Designing More-Reliable Systems	4–61 4–61 4–61 4–62
Summary	4–68

List of Illustrations

Figure	Title	Page
1	Input Structures of ABT and LVT/LVC Devices	4–57
2	Supply Current Versus Input Voltage (One Input)	4–58
3	Input Transition Rise or Fall Rate as Specified in Data Sheets	4–58
4	Input/Output Model	4–59
5	Examples of Supply-Current Change of the Input at TTL Level as Specified in Data Sheets	4–60
6	Supply Current Versus Input Voltage (36 Inputs)	4–60
7	Typical Bidirectional Bus	4–60
8	Inactive-Bus Model With a Defined Level	4–61
9	Typical Bus-Hold Circuit	4–62
10	Stand-Alone Bus-Hold Circuit (SN74ACT107x)	4–63
11	Diode Characteristics (SN74ACT107x)	4–63
12	Input Structure of ABT/LVT and ALVC/LVC Families With Bus-Hold Circuit	4–64
13	Bus-Hold Input Characteristics	4–65
14	Driver and Receiver System	4–66
15	Output Waveforms of Driver With and Without Receiver Bus-Hold Circuit	4–66
16	Bus-Hold Circuit Supply Current Versus Input Voltage	4–66
17	Input Power With and Without Bus Hold at Different Frequencies	4–67
18	Example of Data-Sheet Minimum Specification for Bus Hold	4–68

Page

Introduction

In recent years, CMOS (AC/ACT, AHC/AHCT, ALVC, CBT, CBTLV, HC/HCT, LVC, LV/LV-A) and BiCMOS (ABT, ALVT, BCT, FB, GTL, and LVT) logic families have further strengthened their position in the semiconductor market. New designs have adopted both technologies in almost every system that exists, whether it is a PC, a workstation, or a digital switch. The reason is obvious: power consumption is becoming a major issue in today's market. However, when designing systems using CMOS and BiCMOS devices, one must understand the characteristics of these families and the way inputs and outputs behave in systems. It is very important for the designer to follow all rules and restrictions that the manufacturer requires, as well as to design within the data-sheet specifications. Because data sheets do not cover the input behavior of a device in detail, this application report explains the input characteristics of CMOS and BiCMOS families in general. It also explains ways to deal with issues when designing with families in which floating inputs are a concern. Understanding the behavior of these inputs results in more robust designs and better reliability.

Characteristics of Slow or Floating CMOS Inputs

Both CMOS and BiCMOS families have a CMOS input structure. This structure is an inverter consisting of a p-channel to V_{CC} and an n-channel to GND as shown in Figure 1. With low-level input, the p-channel transistor is on and the n-channel is off, causing current to flow from V_{CC} and pulling the node to a high state. With high-level input, the n-channel transistor is on, the p-channel is off, and the current flows to GND, pulling the node low. In both cases, no current flows from V_{CC} to GND. However, when switching from one state to another, the input crosses the threshold region, causing the n-channel and the p-channel to turn on simultaneously, generating a current path between V_{CC} and GND. This current surge can be damaging, depending on the length of time that the input is in the threshold region (0.8 to 2 V). The supply current (I_{CC}) can rise to several milliamperes per input, peaking at approximately 1.5-V V_{I} (see Figure 2). This is not a problem when switching states within the data-sheet-specified input transition time limit specified in the recommended operating conditions table for the specific devices. Examples are shown in Figure 3.



Figure 1. Input Structures of ABT and LVT/LVC Devices



Figure 2. Supply Current Versus Input Voltage (One Input)

recommended operating conditions[†]

				MIN	MAX	UNIT
Δt/Δν		ABT octals			5	
		ABT Widebus [™] and Widebus+™			10	
		AHC, AHCT			20	
		FB		10	ns/V	
	Input transition rise or fall rate	LVT, LVC, ALVC, ALVT				10
		LV				100
			V_{CC} = 2.3 V to 2.7 V		200	
		LV-A	V_{CC} = 3 V to 3.6 V		100	
		V_{CC} = 4.5 V to 5.5 V			20	
tt		НС, НСТ	$V_{CC} = 2 V$		1000	
	Input transition (rise and fall) time		V _{CC} = 4.5 V		500	ns
		V _{CC} = 6 V			400	

[†]Refer to the latest TI data sheets for device specifications.

Figure 3. Input Transition Rise or Fall Rate as Specified in Data Sheets

Slow Input Edge Rate

With increased speed, logic devices have become more sensitive to slow input edge rates. A slow input edge rate, coupled with the noise generated on the power rails when the output switches, can cause excessive output errors or oscillations. Similar situations can occur if an unused input is left floating or is not actively held at a valid logic level.

These functional problems are due to voltage transients induced on the device's power system as the output load current (I_O) flows through the parasitic lead inductances during switching (see Figure 4). Because the device's internal power-supply nodes are used as voltage references throughout the integrated circuit, inductive voltage spikes, V_{GND} , affect the way signals appear to the internal gate structures. For example, as the voltage at the device's ground node rises, the input signal, V_I' , appears to decrease in magnitude. This undesirable phenomenon can then erroneously change the output if a threshold violation occurs.

In the case of a slowly rising input edge, if the change in voltage at GND is large enough, the apparent signal, V_I' , at the device appears to be driven back through the threshold and the output starts to switch in the opposite direction. If worst-case conditions prevail (simultaneously switching all of the outputs with large transient load currents), the slow input edge is repeatedly driven back through the threshold, causing the output to oscillate. Therefore, the maximum input transition time of the device should not be violated, so no damage to the circuit or the package occurs.



Figure 4. Input/Output Model

Floating Inputs

If a voltage between 0.8 V and 2 V is applied to the input for a prolonged period of time, this situation becomes critical and should not be ignored, especially with higher bit count and more dense packages (SSOP, TSSOP). For example, if an 18-bit transceiver has 36 I/O pins floating at the threshold, the current from V_{CC} can be as high as 150 mA to 200 mA. This is approximately 1 W of power consumed by the device, which leads to a serious overheating problem. This continuous overheating of the device affects its reliability. Also, because the inputs are in the threshold region, the outputs tend to oscillate, resulting in damage to the internal circuit over a long period of time. The data sheet shows the increase in supply current (ΔI_{CC}) when the input is at a TTL level [for ABT V_I = 3.4 V, ΔI_{CC} = 1.5 mA (see Figure 5)]. This becomes more critical when the input is in the threshold region as shown in Figure 6.

These characteristics are typical for all CMOS input circuits, including microprocessors and memories.

For CBT or CBTLV devices, this applies to the control inputs. For FB and GTL devices, this applies to the control inputs and the TTL ports only.

P/	ARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
	ABT, AHCT	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at $V_{\mbox{CC}}$ or GND		1.5	
∆lCC‡	CBT Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND		2.5	mA
ΔI_{CC}^{\ddagger}	CBTLV Control inputs	V _{CC} = 3.6 V,	One input at 3 V,	Other inputs at V_{CC} or GND		750	μΑ
Alaat	LVT	$V_{00} = 2V_{10} = 26V_{10}$		Other inputs at Vee or GND		0.2	m۸
	LVC, ALVC, LV	$v_{CC} = 3 v 10 3.0 v,$				0.5	IIIA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)[†]

[†]Refer to the latest TI data sheets for device specifications.

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

Figure 5. Examples of Supply-Current Change of the Input at TTL Level as Specified in Data Sheets



Figure 6. Supply Current Versus Input Voltage (36 Inputs)

As long as the driver is active in a transmission path or bus, the receiver's input is always in a valid state. No input specification is violated as long as the rise and fall times are within the data-sheet limits. However, when the driver is in a high-impedance state, the receiver input is no longer at a defined level and tends to float. This situation can worsen when several transceivers share the same bus. Figure 7 is an example of a typical bus system. When all transceivers are inactive, the bus-line levels are undefined. When a voltage that is determined by the leakage currents of each component on the bus is reached, the condition is known as a *floating state*. The result is a considerable increase in power consumption and a risk of damaging all components on the bus. Holding the inputs or I/O pins at a valid logic level when they are not being used or when the part driving them is in the high-impedance state is recommended.



Figure 7. Typical Bidirectional Bus

Recommendations for Designing More-Reliable Systems

Bus Control

The simplest way to avoid floating inputs in a bus system is to ensure that the bus always is either active or inactive for a limited time when the voltage buildup does not exceed the maximum V_{IL} specification (0.8 V for TTL-compatible input). At this voltage, the corresponding I_{CC} value is too low and the device operates without any problem or concern (see Figures 2 and 4).

To avoid damaging components, the designer must know the maximum time the bus can float. First, assuming that the maximum leakage current is $I_{OZ} = 50 \,\mu\text{A}$ and the total capacitance (I/O and line capacitance) is $C = 20 \,\text{pF}$, the change in voltage with respect to time on an inactive line that exceeds the 0.8-V level can be calculated as shown in equation 1.

$$\Delta V / \Delta t = \frac{I_{OZ}}{C} = \frac{50 \ \mu A}{20 \ pF} = 2.5 \ V / \mu s$$
 (1)

The permissible floating time for the bus in this example should be reduced to 320 ns maximum, which ensures that the bus does not exceed the 0.8-V level specified. The time constant does not change when multiple components are involved because their leakage currents and capacitances are summed.

The advantage of this method is that it requires no additional cost for adding special components. Unfortunately, this method does not always apply because buses are not always active.

Pullup or Pulldown Resistors

When buses are disabled for more than the maximum allowable time, other ways should be used to prevent components from being damaged or overheated. A pullup or a pulldown resistor to V_{CC} or GND, respectively, should be used to keep the bus in a defined state. The size of the resistor plays an important role and, if its resistance is not chosen properly, a problem may occur. Usually, a 1-k Ω to 10-k Ω resistor is recommended. The maximum input transition time must not be violated when selecting pullup or pulldown resistors (see Figure 3). Otherwise, components may oscillate, or device reliability may be affected.



Figure 8. Inactive-Bus Model With a Defined Level

Assume that an active-low bus goes to the high-impedance state as modeled in Figure 8. C_T represents the device plus the bus-line capacitance and R is a pullup resistor to V_{CC} . The value of the required resistor can be calculated as shown in equation 2.

$$V(t) = V_{CC} - [e^{-t/RC_{T}} (V_{CC} - V_{i})]$$
(2)

Where:

V(t) = 2 V, minimum voltage at time t $V_i = 0.5 V, \text{ initial voltage}$ $V_{CC} = 5 V$ $C_T = \text{total capacitance}$ R = pullup resistor

t = maximum input rise time as specified in the data sheets (see Figure 3).

Solving for R, the equation becomes:

$$R = \frac{t}{0.4 \times C_{\rm T}} \tag{3}$$

For multiple transceivers on a bus:

$$R = \frac{t}{0.4 \times C \times N}$$
(4)

Where:

C = individual component and trace capacitance

N = number of components connected to the bus

Assuming that there are two components connected to the bus, each with a capacitance C = 15 pF, requiring a maximum rise time of 10 ns/V and t = 15-ns total rise time for the input (2 V), the maximum resistor size can be calculated:

$$R = \frac{15 \text{ ns}}{0.4 \times 15 \text{ pF} \times 2} = 1.25 \text{ k}\Omega$$
(5)

This pullup resistor method is recommended for ac-powered systems; however, it is not recommended for battery-operated equipment because power consumption is critical. Instead, use the bus-hold feature that is discussed in the next section. The overall advantage of using pullup resistors is that they ensure defined levels when the bus is floating and help eliminate some of the line reflections, because resistors also can act as bus terminations.

Bus-Hold Circuits

The most effective method to provide defined levels for a floating bus is to use Texas Instruments (TI[™]) built-in bus-hold feature on selected families or as an external component like the SN74ACT1071 and SN74ACT1073 (refer to Table 1).

DEVICE I TPE	BUS HOLD INCORPORATED
SN74ACT1071	10-bit bus hold with clamping diodes
SN74ACT1073	16-bit bus hold with clamping diodes
ABT Widebus+ (32 and 36 bit)	All devices
ABT Octals and Widebus	Selected devices only
AHC/AHCT Widebus	TBA (Selected devices only)
Low Voltage (LVT and ALVC)	All devices
LVC Widebus	All devices

Table 1. Devices With Bus Hold

Bus-hold circuits are used in selected TI families to help solve the floating-input problem and eliminate the need for pullup and pulldown resistors. Bus-hold circuits consist of two back-to-back inverters with the output fed back to the input through a resistor (see Figure 9). To understand how the bus-hold circuit operates, assume that an active driver has switched the line to a high level. This results in no current flowing through the feedback circuit. Now, the driver goes to the high-impedance state and the bus-hold circuit holds the high level through the feedback resistor. The current requirement of the bus-hold circuit is determined only by the leakage current of the circuit. The same condition applies when the bus is in the low state and then goes inactive.



Figure 9. Typical Bus-Hold Circuit

As mentioned previously in this section, TI offers the bus-hold capability as stand-alone 10-bit and 16-bit devices (SN74ACT1071 and SN74ACT1073) with clamping diodes to V_{CC} and GND for added protection against line reflections caused by impedance mismatch on the bus. Because purely ohmic resistors cannot be implemented easily in CMOS circuits, a configuration known as a transmission gate is used as the feedback element (see Figure 10). An n-channel and a p-channel are arranged in parallel between the input and the output of the buffer stage. The gate of the n-channel transistor is connected to V_{CC} and the gate of the p-channel is connected to GND. When the output of the buffer is high, the p-channel is on, and when the output is low, the n-channel is on. Both channels have a relatively small surface area — the on-state resistance from drain to source, R_{dson} , is about 5 k Ω .



Figure 10. Stand-Alone Bus-Hold Circuit (SN74ACT107x)

Assume that in a practical application the leakage current of a driver on a bus is $I_{OZ} = 10 \,\mu\text{A}$ and the voltage drop across the 5-k Ω resistance is $V_D = 0.8 \,\text{V}$ (this value is assumed to ensure a defined logic level). Then, the maximum number of components that a bus-hold circuit can handle is calculated as follows:

$$N = \frac{V_D}{I_{OZ} \times R} = \frac{0.8 V}{10 \ \mu A \times 5 \ k\Omega} = 16 \text{ components}$$
(6)

The 74ACT1071 and 74ACT1073 also provide clamping diodes as an added feature to the bus-hold circuit. These diodes are useful for clamping any overshoot or undershoot generated by line reflections. Figure 11 shows the characteristics of the diodes when the input voltage is above V_{CC} or below GND. At $V_I = -1V$, the diode can source about 50 mA, which can help eliminate undershoots. This can be very useful when noisy buses are a concern.



Figure 11. Diode Characteristics (SN74ACT107x)

TI also offers the bus-hold circuit as a feature added to some of the advanced-family drivers and receivers. This circuit is similar to the stand-alone circuit, with a diode added to the drain of the second inverter (ABT and LVT only, see Figure 12). The diode blocks the overshoot current when the input voltage is higher than V_{CC} ($V_I > V_{CC}$), so only the leakage current is present. This circuit uses the device's input stage as its first inverter; a second inverter creates the feedback feature. The calculation of the maximum number of components that the bus-hold circuit can handle is similar to the previous example. However, the advantage of this circuit over the stand-alone bus-hold circuit is that it eliminates the need for external components or resistors that occupy more area on the board. This becomes critical for some designs, especially when wide buses are used. Also, because cost and board-dimension restrictions are a major concern, designers prefer the easy fix: drop-in replaceable parts. TI offers this feature in most of the commonly used functions in several families (refer to Table 1 for more details).



Figure 12. Input Structure of ABT/LVT and ALVC/LVC Families With Bus-Hold Circuit

Figure 13 shows the input characteristics of the bus-hold circuit at 3.3-V and 5-V operations, as the input voltage is swept from 0 to 5 V. These characteristics are similar in behavior to a weak driver. This driver sinks current into the part when the input is low and sources current out of the part when the input is high. When the voltage is near the threshold, the circuit tries to switch to the other state, always keeping the input at a valid level. This is the result of the internal feedback circuit. The plot also shows that the current is at its maximum when the input is near the threshold. I_{I(hold)} maximum is approximately 25 μ A for 3.3-V input and 400 μ A for 5-V input.





When multiple devices with bus-hold circuits are driven by a single driver, there may be some concern about the ac switching capability of the driver becoming weaker. As small drivers, bus-hold circuits require an ac current to switch them. This current is not significant when using TI CMOS and BiCMOS families. Figure 14 shows a 4-mA buffer driving six LVTH16244 devices. The trace is a 75- Ω transmission line. The receivers are separated by 1cm, with the driver located in the center of the trace. Figure 15 shows the bus-hold loading effect on the driver when connected to six receivers switching low or high. It also shows the same system with the bus-hold circuit disconnected from the receivers. Both plots show the effect of bus hold on the driver's rise and fall times. Initially, the bus-hold circuit tries to counteract the driver, causing the rise or fall time to increase. Then, the bus-hold circuit changes states (note the crossover point), which helps the driver switch faster, decreasing the rise or fall time.



Figure 14. Driver and Receiver System



Figure 15. Output Waveforms of Driver With and Without Receiver Bus-Hold Circuit

Figure 16 shows the supply current (I_{CC}) of the bus-hold circuit as the input is swept from 0 to 5 V. The spike at about 1.5-V V_I is due to both the n-channel and the p-channel conducting simultaneously. This is one of the CMOS transistor characteristics.



Figure 16. Bus-Hold Circuit Supply Current Versus Input Voltage

The power consumption of the bus-hold circuit is minimal when switching the input at higher frequencies. Figure 17 shows the power consumed by the input at different frequencies, with or without bus hold. The increase in power consumption of the bus-hold circuit at higher frequencies is not significant enough to be considered in power calculations.



Power Plot of the Input With Bus Hold

Figure 17. Input Power With and Without Bus Hold at Different Frequencies

Figure 18 shows the data-sheet dc specifications for bus hold. The first test condition is the minimum current required to hold the bus at 0.8 V or 2 V. These voltages meet the specified low and high levels for TTL inputs. The second test condition is the maximum current that the bus-hold circuit sources or sinks at any input voltage between 0 V and 3.6 V (for low-voltage families) or between 0 V and 5.5 V (for ABT). The bus-hold current becomes minimal as the input voltage approaches the rail voltage. The output leakage currents, I_{OZH} and I_{OZL} , are insignificant for transceivers with bus hold because a true leakage test cannot be performed due to the existence of the bus-hold circuit. Because the bus-hold circuit behaves as a small driver, it tends to source or sink a current that is opposite in direction to the leakage current. This situation is true for transceivers with the bus-hold feature only and does not apply to buffers. All LVT, ABT Widebus+, and selected ABT octal and Widebus devices have the bus-hold feature (refer to Table 1 or contact the local TI sales office for more information).

electrical characteristics over recommended operating free-air temperature range (for families with bus-hold feature) $\!\!\!\!^\dagger$

	PARAM	ETER	TEST CON	TEST CONDITIONS		MAX	UNIT
			V _{CC} = 3 V	V _I = 0.8 V	75		
		LVI, LVC, ALVC		V _I = 2 V	-75		
II(hold)	Data inputs	LVC, ALVC	V _{CC} = 3.6 V,	V _I = 0 to 3.6 V		±500	μΑ
	01 1/ 00	ABT Widebus+ and		V _I = 0.8 V	100		
		selected ABT	VCC = 4.5 V	V _I = 2 V	-100		
	Transceivers	ABT	This test is not a true IO2 hold always is active on	<u>z</u> test because bus an I/O pin. Bus hold		+1	
IOZH/IOZL	with bus hold	LVT, LVC, ALVC	tends to supply a current direction to the output lea	t that is opposite in akage current.		±1	μΑ
	Buffers	ABT	This test is a true IOZ test	st since bus hold does		±10	
	with bus hold	LVT, LVC, ALVC	not exist on an output pir	า.		±5	

[†]Refer to the latest TI data sheets for device specifications.

Figure 18. Example of Data-Sheet Minimum Specification for Bus Hold

Summary

Floating inputs and slow rise and fall times are important issues to consider when designing with CMOS and advanced BiCMOS families. It is important to understand the complications associated with floating inputs. Terminating the bus properly plays a major role in achieving reliable systems. The three methods recommended in this application report should be considered. If it is not possible to control the bus directly, and adding pullup or pulldown resistors is impractical due to power-consumption and board-space limitations, bus hold is the best choice. TI designed bus hold to reduce the need for resistors used in bus designs, thus reducing the number of components on the board and improving the overall reliability of the system.

General Information	1
Widebus™	2
Widebus+™	3
Application Reports	4
Mechanical Data	5

l

Contents

Contento	Page
Ordering Instructions	5–3
Mechanical Data	5–7
DBB (R-PDSO-G**)	5–7
DGG (R-PDSO-G**)	5–8
DGV (R-PDSO-G**)	5–9
GKE (R-PBGA-N96)	5–10
GKF (R-PBGA-N114)	5–11

L

ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading, regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this data book should include a three-part type number as explained in the following example.

EXAMPLE:	SN	74AVC245	DGV I	R
Prefix				,
SN = Standard prefix		/ /		
	/	. /		
Unique Circuit Description	/			
MUST CONTAIN SIX TO ELEVEN CHARACTERS				
Examples: 74AVC16244				
74AVCH16373	/			
	/ /			
Package				
MUST CONTAIN ONE TO THREE LETTERS				
DBB, DGV (or V) = plastic thin very small-outline package (TVSOP) [†] DGG (or G) = plastic thin shrink small-outline package (TSSOP) [†]				
GKE, GKF = MicroStar BGA [™] low-profile fine-pitch ball grid array (LFBGA)				
(from pin-connection diagram on individual data sheet)				
Tane-and-Reel Packaging				

Valid for surface-mount packages only. All orders for tape and reel must be for whole reels.

R = Standard tape and reel [required for DGG (or G) and DGV (or V)][‡]

The purpose of tape-and-reel packing is to position components so they can be placed automatically. Components such as, but not limited to, diodes, capacitors, resistors, transistors, inductors, and integrated circuits can be packed in this manner.

The packing materials include a carrier tape, cover tape, and a reel. The normal dimensions for these items are listed in Table 1.

[†]TI is changing the nomenclature for select logic devices. For details, see *Device Names and Package Designators* in Section 1. [‡]All reeled material previously designated LE will continue to be reeled left embossed, but an R designator will be used.



CARRIER-TAPE WIDTH (mm)	COVER-TAPE WIDTH (mm)	REEL WIDTH (mm)	REEL DIAMETER (mm)
8	5.4	9.0	178
12	9.2	12.4	330
16	13.3	16.4	330
24	21.0	24.4	330
32	25.5	32.4	330
44	37.5	44.4	330
56	49.5	56.4	330

Table 1. Normal Dimensions of Packing Materials

All material meets or exceeds industry guidelines for ESD protection.

Dimensions are selected based on package size and design configurations. All dimensions are established to be within the recommendations of the Electronics Industry Association Standard EIA-481-1,2,3.

Common dimensions of particular interest to the end user are carrier-tape width, pocket pitch, and quantity per reel (see Figure 1 and Table 2).



Figure 1. Typical Carrier-Tape Design



PACKA	AGE	NO. OF PINS	CARRIER-TAPE WIDTH (mm)	POCKET PITCH (mm)	QTY/REEL
LEBCA	GKE	96	24.00	8.00	1000
LFBGA	GKF	114	24.00	8.00	1000
TSSOP	DGG	48	24.00	12.00	2000
	DBB	80	24.00	12.00	2000
		14	16.00	8.00	2000
TVSOP		16	16.00	8.00	2000
	DGV	20	16.00	8.00	2000
		48	16.00	8.00	2000

Table 2. Selected Tape-and-Reel Specifications
--



DBB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

80 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. The 80-pin package falls within JEDEC MO-153 and the 100-pin package falls within JEDEC MO-194.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins - MO-153

14/16/20/56 Pins – MO-194



GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. MicroStar BGA[™] configuration

MicroStar BGA is a trademark of Texas Instruments Incorporated.





B. This drawing is subject to change without notice.

C. MicroStar BGA[™] configuration

MicroStar BGA is a trademark of Texas Instruments Incorporated.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated