LM97937EVM R2

User's Guide



Literature Number: SLAU542 December 2013



Contents

1	Introdu	ction	4
2	Equipm	ent	5
	2.1	Evaluation Board Feature Identification Summary	5
	2.2	Required Equipment	5
3	Setup P	Procedure	6
	3.1	Install the High Speed Data Converter Pro (HSDP) Software	6
	3.2	Install the Configuration GUI Software	6
	3.3	Connect the EVM and TSW14J56EVM	6
	3.4	Connect the Power Supplies to the Boards (Power Off)	7
	3.5	Connect the Signal Generators to the EVM (RF Signal Off)	7
	3.6	Turn the TSW14J56EVM Power on and Connect to the PC	7
	3.7	Turn the EVM Power Supplies on and Connect to the PC	7
	3.8	Turn the Signal Generator RF Outputs on	7
	3.9	Open the HSDP Software and Load the FPGA Image to the TSW14J56EVM	7
	3.10	Program the LMK04828 Using the Configuration Tab on the HSDC Pro Software	8
	3.11	Calibrate the ADC Device on the EVM	8
	3.12	Verify the TSW14J56EVM Switch Settings, Initialize the JESD204B Link (CPU_RESET), and Verify TSW14J56EVM Status LEDs	8
	3.13	Capture Data Using the HSDP Software	8
	3.14	Re-Verify TSW14J56EVM Status LEDs	9
4	Device	Configuration	11
	4.1	Supported JESD204B Device Features	11
	4.2	Using the Device Configuration GUI	11
	4.3	Tab Organization	13
	4.4	Low-Level Control	13
5	Evaluat	ion Troubleshooting	15
6	Referen	ces	15
Appe	ndix A		16
••	A.1	TSW14J56EVM LED Bank and Switch Configuration	16
	A.2	HSDC Pro Settings for Optional ADC Device Configuration	17
	A.3	Exercising the SYSREF Input of the ADC	17
	A.4	Customizing the EVM for Optional Clocking Support	17




List of Figures

1	EVM Feature Locations	5
2	EVM Test Setup	6
3	High Speed Data Converter Pro (HSDP) GUI	9
4	Configuration GUI Intro Tab	12
5	Configuration GUI ADC Core Tab	12
6	Low-Level Register Control Tab	14

List of Tables

8
10
11
13
15
16
16



1 Introduction

The LM97937EVM is an evaluation board used to evaluate the LM97937 analog-to-digital converter (ADC) from TI. The LM97937 device is a dual-channel, 9-bit ADC with SNRBoost and Bit-Burst signal processing capable of operating at sampling rates up to 370 Mega samples per second (MSPS). The LM97937 device output data is transmitted over a standard JESD204B high-speed serial interface.

This evaluation board also includes the following important features:

- Transformer-coupled signal input network allowing a single-ended signal source from 5 MHz to 1 GHz
- LMK04828 system clock generator that generates FPGA reference clocks for the high-speed serial interface and may be used to generate the ADC sampling clock
- Transformer-coupled clock input network to test the ADC performance with a very low-noise clock source
- · High-speed serial data output over a standard FMC interface connector
- Device register programming via USB connector and FTDI USB-to-SPI bus translator


The digital data from the LM97937EVM board can be quickly and easily captured with the TSW14J56EVM data capture board. The TSW14J56EVM captures the high-speed serial data, decodes the data, stores the data in memory, then uploads it to a connected PC through a USB interface for analysis. The High Speed Data Converter Pro (HSDC Pro) software on the PC communicates with the hardware and processes the data.

With proper hardware selection in the HSDC Pro software, the TSW14J56 device is automatically configured to support a wide range of operating speeds of the LM97937EVM, but it may not cover the full operating range of the ADC device. Serial data rates (and corresponding sampling rates) of 7.4 Gb/s (370 MSPS) down to 1.6 Gb/s (80 MSPS) are supported.

For the rest of this document, the LM97937EVM evaluation board is referred to as EVM and the LM97937 device is referred to as ADC device.

2 Equipment

This section describes how to setup the EVM on the bench with the proper equipment to evaluate the full performance of the ADC device.



2.1 Evaluation Board Feature Identification Summary

Figure 1. EVM Feature Locations

2.2 Required Equipment

The following equipment and documents are included in the EVM evaluation kit:

- Evaluation board (EVM)
- Mini-USB cable


The following equipment is not included in the EVM evaluation kit, but is required for evaluation of this product.

- TSW14J56EVM data capture board plus +5-V power supply and mini-USB cable
- High Speed Data Converter Pro software
- PC computer running Windows XP, 7, or 8
- Two low-noise signal generators. TI recommends the following generators:
 - RF generator, > +17 dBm, < -40 dBc harmonics, < 500 fs jitter 20 kHz to 20 MHz, 10 MHz to 2 GHz frequency range
 - HP HP8644B
 - Rohde & Schwarz[™] SMA100A
- Bandpass filter for clock input (370MHz or desired frequency). The following filters are recommended:
 - Bandpass filter, ≥ 60 dB harmonic attenuation, ≤ 5% bandwidth, > +18 dBm power, < 5 dB insertion loss
 - Trilithic[™] 5VH-series tunable BPF
 - K&L Microwave[™] BT-series tunable BPF
 - TTE KC6 or KC7-series fixed BPF
- Bandpass filter for analog input signal. Recommended filters similar to the clock path filter.
- 6-dB resistive attenuator, SMA, 50 Ω
- Signal-path and clock-path cables, SMA or BNC (or both SMA and BNC)
- +4 V, 2-A power supply and cable

Equipment



Setup Procedure





NOTE: The HSDP software must be installed before connecting the TSW14J56EVM to the PC for the first time.

3.1 Install the High Speed Data Converter Pro (HSDP) Software

Download the most recent version of the HSDP software from <u>www.ti.com/tool/dataconverterpro-sw</u>. Follow the installation instructions to install the software.

3.2 Install the Configuration GUI Software

- 1. Download the Configuration GUI software from the EVM product page at www.ti.com.
- 2. Extract files from the zip file.
- 3. Run "setup.exe" and follow the instructions.

3.3 Connect the EVM and TSW14J56EVM

With the power off, connect the EVM to the TSW14J56EVM via the FMC connector as shown in Figure 2. Check that the standoffs provide the proper height for robust connector connections.



3.4 Connect the Power Supplies to the Boards (Power Off)

- 1. Confirm that the power switch on the TSW14J56EVM is in the off position. Connect the +5-V power supply adapter to the TSW14J56EVM.
- 2. Confirm that the +4-V power supply for the EVM is turned off. Connect the +4-V power supply to the green power connector (closest to the USB connector).

CAUTION

Do not turn on the power to any board. Powering up the boards in the incorrect order could potentially cause damage to one of the boards.

3.5 Connect the Signal Generators to the EVM (RF Signal Off)

- Connect a signal generator to the CLK input of the EVM through a bandpass filter. This must be a lownoise signal generator. TI recommends a Trilithic[™] tunable bandpass filter to filter the signal coming from the generator. Configure the signal generator for 370 MHz. When using an RF signal generator, the power input to the CLK SMA connector should be +11 dBm (2.2 Vpp into 50 Ω) for best performance and must be at least +4 dBm to function. Therefore, the signal generator should be increased above +11 dB by an amount equal to any additional attenuation in the clock signal path, such as the insertion loss of the bandpass filter. For example, if the filter insertion loss is 2 dB, the signal generator should be set to +11 dBm + 2 dB = +13 dBm.
- Connect a signal generator to the VINA+ input of the EVM through a bandpass filter and attenuator at the SMA connector. This must be a low-noise signal generator. TI recommends a Trilithic[™] tunable bandpass filter to filter the signal from the generator. Configure the signal generator for 70 MHz, +0 dBm.
- 3. It is important to frequency lock the input signal generator to the clock signal generator using the 10-MHz reference. This is required to achieve coherent sampling of the input signal and is recommended, if possible. Frequency locking this signal generator is not required for non-coherent sampling.

NOTE: Do not turn on the RF output of any signal generator.

3.6 Turn the TSW14J56EVM Power on and Connect to the PC

- 1. Turn the power switch of the TSW14J56EVM on.
- 2. Connect a mini-USB cable from the PC to the TSW14J56EVM.
- If this is the first time connecting the TSW14J56EVM to the PC, then follow the on-screen instructions to automatically install the device drivers. See the TSW14J56EVM <u>User's Guide</u> for more specific instructions.

3.7 Turn the EVM Power Supplies on and Connect to the PC

- 1. Turn the +4-V power supply on to power up the EVM.
- 2. Connect the EVM to the PC with the mini-USB cable.

3.8 Turn the Signal Generator RF Outputs on

Turn on the RF signal outputs of the signal generators connector to CLK and VINA+.

3.9 Open the HSDP Software and Load the FPGA Image to the TSW14J56EVM

- 1. Open the HSDP software.
- 2. Press OK to confirm the serial number of the TSW14J56EVM device.
- 3. Select the 'LM97937EVM_222' device from the ADC select drop-down in the top left corner and press 'Yes' to update the firmware.

- **NOTE:** If the user configures the EVM with options other than the default register values, different instructions may be required for selecting the device in HSDC Pro. See the Appendix A for more details.
- 4. Enter the ADC sampling rate (Fs) as 370M or the desired sampling rate. This number should be equal to the actual sampling rate of the device and must be updated if the sampling rate changes.

3.10 Program the LMK04828 Using the Configuration Tab on the HSDC Pro Software

- 1. Note that selecting the EVM in the ADC select drop-down menu made an additional tab appear in HSDC Pro. Select the tab in the HSDC Pro software and navigate to the 'Clock Dist' sub-tab.
- 2. Press the 'Configuration 1' button. Verify that pressing the button changes the state of the LEDs on the translation card, or that it changes the current draw from the +4-V power supply.

3.11 Calibrate the ADC Device on the EVM

- 1. With the FTDI SPI GUI open on the PC, navigate to the 'Intro' tab.
- 2. Set the sampling rate selection switch to appropriately indicate the desired sampling rate.
- 3. Press the calibrate button to calibrate the ADC.

3.12 Verify the TSW14J56EVM Switch Settings, Initialize the JESD204B Link (CPU_RESET), and Verify TSW14J56EVM Status LEDs

- 1. Observe the switches and jumpers on the TSW14J56EVM and verify that they are in the correct position. The required switch settings are shown in Table 4.
- Press the CPU_RESET button (SW7) on the TSW14J56EVM. This button is used to reset the JESD204B receiver core in the receiving FPGA and should be pressed after power-up, after changing the test setup, or after changing particular device configuration registers.
- 3. Verify the status of the D1 to D8 LEDs on the TSW14J56EVM. See the Appendix A for more information regarding the status LEDs.

LED	Status
D1	Blinking
D2	On
D3	Blinking
D4	On
D5	On
D6	Off
D7	Off
D8	On
FPGA_DONE	On

Table 1. Default State of LEDs on the TSW14J56EVM During Typical Operation

3.13 Capture Data Using the HSDP Software

- 1. Verify that 'LM97937EVM_222' is the selected device.
- 2. Enter the 'ADC sampling rate (Fs)' as the desired sampling rate. This value must be equal to the operating sampling rate of the device.

NOTE: This calibrate button executes a calibration sequence that is required for full performance. This calibration should be performed at power-up, any time the sampling rate changes, or after exiting the power-down mode. See the device <u>data sheet</u>, SNVS990, for details regarding the necessary calibration sequence.

- 3. It is important to check the 'Auto Calculate Coherent Frequencies' checkbox. Enter the frequency of the analog input signal generator into the 'ADC Input Target' box and press Enter. Update the analog input signal generator to the calculated frequency.
- 4. Select the test to perform.
- 5. Select the data view.
- 6. Select the channel to view.
- 7. Press the capture button to capture new data.

Additional tips:

- Use the 'Notch Frequency Bins' from the 'Test Options' file menu to remove bins around DC (eliminate DC noise and offset) or the fundamental (eliminate phase noise from signal generators).
- Open the 'Capture Option' dialog from the 'Data Capture Options' file menu to change the capture depth or to enable FFT averaging.
- For analyzing only a portion of the spectrum, use the 'Single Tone' test with the 'Bandwidth Integration Markers' from the 'Test Options' file menu. The 'Channel Power' test may also be useful.
- For analyzing only a subset of the captured data, set the 'Analysis Window (samples)' setting to a value less than the number total samples captured and move the green or red markers in the small transient data window at the top of the screen to select the data subset of interest.




Figure 3. High Speed Data Converter Pro (HSDP) GUI

3.14 Re-Verify TSW14J56EVM Status LEDs

Verify the status of the D1 to D8 LEDs on the TSW14J56EVM. See the Appendix A for more information regarding the status LEDs.



NOTE: Note that D4 has changed to indicate that the JESD204B link is established.

Table 2. Default State of LEDs on the TSW14J56EVM during Typical Operation

LED	Status
D1	Blinking
D2	On
D3	Blinking
D4	Off
D5	On
D6	Off
D7	Off
D8	On
FPGA_DONE	On

4 Device Configuration

The ADC device is programmable via the serial programming interface (SPI) bus accessible through the FTDI USB-to-SPI converter located on the EVM. A GUI is provided to write instructions on the bus and program the registers of the ADC device.

See the data sheet, SNVS990, for more information about the registers in the ADC device.

4.1 Supported JESD204B Device Features

The ADC device supports some configuration of the JESD204B interface. Due to limitations in the STW14J56EVM firmware, all JESD204B link features of the ADC device are not supported. Table 3 describes the supported and non-supported features.

JESD204B Feature	Supported by ADC Device	Supported by TSW14J56EVM
Number of lanes per channel (L)	L = 1 or 2	L = 1 supported L= 2 supported with special instructions for configuring HSDC Pro software
Number of frames per multiframe (K)	K = 9 to 32	K = 32 supported Other K values not supported at this time
Scrambling	Scrambling supported	Scrambling not supported at this time
Test patterns	PRBS7, PRBS15, PRBS23 supported D21.5, K28.5, ILA, ramp patterns supported	ILA and RAMP supported PRBS7, PRBS15, PRBS23, D21.5, K28.5 not supported at this time
Speed	Lane rates from 7.4 down to 1 Gb/s	Lane rates from 7.4 Gb/s (Fs = 370 MSPS) down to 1.6 Gb/s (Fs = 80 MSPS) The Fs parameter must be properly set in HSDC Pro

Table 3. Supported and Non-Supported Features of the JESD204B Device

4.2 Using the Device Configuration GUI

The Device Configuration GUI must be installed separately from the HSDC Pro installation, but the Configuration GUI automatically integrates into the HSDC Pro software. If HSDC Pro is opened the device is selected corresponding to a Configuration GUI that is already installed, then the Configuration GUI automatically loads as a selectable tab. If the Configuration GUI is opened before HSDC Pro, it opens as a standalone GUI.

Figure 4 and Figure 5 show the GUI open to the INTRO tab and ADC CORE Tab respectively. Tabs at the top of the panel organize the configuration into device and EVM features with user-friendly controls and a low-level tab for directly configuring the registers. The EVM has two configurable devices, namely the LM97937 and LMK04828. The register map for each device is provided in the data sheets <u>SNVS990</u> and <u>SNAS605</u>, respectively.



Device Configuration

www.ti.com

				1 M07027	EVM Configuration GUI	·		
		1		LIVI97937	Evil Configuration Got			
INTRO	ADC CORE	ADC DSP	JESD204B	CLOCK DIST	Low Level V	USB Status 🔵	Reconnect FTDI ?	
				EVM Config	guration Procedure			
		Configure the LN the CLOCK DIST		n the EVM by pre	ssing the 'Configuration 1' butto		guration 1 FAULT)	
	 2) Configure any desired functional features of the ADC Device using the controls on the ADC CORE, ADC DSP and JESD2048 tabs 3) Set the clock divide ratio (CLKDIV) to the desired state on the ADC CORE tab 							
	4) Calibrate the ADC by pressing the 'Calibrate ADC' button to the right.							
	"The secondary ADC Core Calibration Procedure must be performed upon power-up or after any sampling rate change. The Calibrate ADC button intelligently performs Secondary ADC Core Calibration Procedure as needed.							
				74				
Operation St	uccessful.	1/1:	2/2011 11:44:30 AN	Build:	CONNECTED	Idle 🛛 🐺 Ti	EXAS INSTRUMENTS	

Figure 4. Configuration GUI Intro Tab




Figure 5. Configuration GUI ADC Core Tab

4.3 Tab Organization

Control of the ADC device features is available in the ADC Core, ADC DSP, and JESD204B tabs. Simplified configuration controls for the LMK04828 are available in the Clock Dist tab. All features of the ADC Device are configurable using this GUI, although the controls for the LMK04828 are simplified or restricted to avoid unnecessary complexity.

4.4 Low-Level Control

The Low-Level tab, shown in Figure 6, allows configuration of the devices at the bit-field level. At any time, the following controls may be used to configure or read from the device.

Control	Description
Register Map summary	 Displays the devices on the EVM, registers for those devices, and the states of the registers Clicking on a register field allows individual bit manipulation in the Register Data Cluster The value column shows the value of the register at the time the GUI was last updated The LR column shows the value of the register at the time the register was last read
Write Register button	Write to the register highlighted in the Register Map Summary with the value in the Write Data field
Write All button	Update all registers shown in the Register Map Summary with the values shown in the Register Map Summary Can be used to re-synchronize the GUI with the state of the hardware
Read Register button	Read from the register highlighted in the Register Map Summary and display the results in the Read Data field
Read All button	Read from all register in the Register Map Summary and display current state of hardware
Load Config button	Load a configuration file from disk and execute the commands in the file
Save Config button	Save a configuration file to disk that contains the current state of configuration
Register Data Cluster	Manipulate individual accessible bits of the register highlighted in the Register Map Summary
Individual Register Cluster with Read or Write Register buttons	Perform a generic read or write command to the device shown in the 'Block' drop-down box using the address and write data information

Table 4. Low-Level Controls

Device Configuration



Device Configuration

					LM9	7937	EVM C	Configuration	GUI			
INTRO	ADC CORE	ADC DSP	JESD204	B CL	LOCK	DIST		ow Level Vi		USB Statu	s 😑 🛛 Reco	nnect FTDI ?
Register	Map							Write Data	·	Tr	ansfer Read to W	rite
Carlos Contractor	legister Name	Ad	dress Default	Mode	Size	Value	LR* 🔺	× 81	Register Data			
	C CONFIG_A DEVICE_CONFIG CHIP_TYPE CHIP_ID0 CHIP_ID0 CHIP_UERSION VENDOR_ID SPI_CFG OM1 OM2 IMB_ADJ_A IMB_ADJ_B RESERVED0016 RESERVED0017 RESERVED0017 RESERVED0017 RESERVED001A RESERVED001A RESERVED001C RESERVED001D	0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0	2 0x00 3 0x03 4 0x02 5 0x00 6 0x00 6 0x00 C 0x55 0x03 2 0x81 4 0x00 5 0x00 6 0xA5 8 0x8A 9 0x00 A 0x00 B 0x00 C 0x88	R/W R/W R R R R R R/W R/W R/W R/W R/W R/	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	0x3C 0x00 0x03 0x02 0x00 0x55 0x55 0x63 0x40 0x40 0x40 0x40 0x00 0x45 0x45 0x58 0x58 0x8A 0x00 0x84 0x00 0x85 0x84 0x00 0x84 0x00 0x88 0x60	0x00 0x00	Write Register Write All Read Data × 81 Read Register Read All Current Address × 12 Note: Load Config will Overwrite all Registers. Load Config Save Config	R W 0 ♥ ♥ x0012RES10[1/2 1	1		
Register	Description				*LR-	> Last	Read	Save coning				
DF[7:7] Data Forn x0012RES Reserved IDLE[1:0]	65[1:0][6:5]						4 11 4	Block ADC	Address x 12	Write Data × 81 Write Register	Read Data_Gene × 81 Read Register	ric]]
Operation S	uccessful.	1/12/	2011 11:44:3	0 AM	I	Build:		CONNECTED	Idle	🐺 Tex	as Instrume	NTS

Figure 6. Low-Level Register Control Tab



5 Evaluation Troubleshooting

Issue	Troubleshoot
General problems	 Verify the test setup shown in Figure 2, and repeat the setup procedure as described in this document. Check power supply to EVM and TSW14J56EVM. Verify that the power switches are in the on position. Check signal and clock connections to EVM. Visually check the top and bottom layers of the board to verify that nothing looks discolored or damaged. Check the connection of all boards together. Try pressing the CPU_RESET button on the TSW14J56EVM. Try power-cycling the external power supply to the EVM, and reprogram the LMK and ADC devices.
TSW14J56 LEDs are not correct	 Verify the settings of the configuration switches on the TSW14J56EVM. Verify that the clock going to the CLK input is connected and the appropriate LEDs are blinking. Verify that the ADC device internal registers are configured properly. If LEDs are not blinking, reprogram the LMK device. Try pressing the CPU_RESET button on the TSW14J56EVM. Try capturing data in HSDC Pro to force an LED status update
Configuration GUI is not working properly	 Verify that the USB cable is plugged into the EVM and the PC. Check the computer device manager and verify that a 'USB serial device' is recognized when the EVM is connected to the PC. Verify that the green 'USB Status' LED light in the top right corner of the GUI is lit. If it is not lit, press 'Reconnect FTDI' button. Try restarting the configuration GUI.
Configuration GUI is not able to connect to the EVM	 Use the free FT_PROG software from FTDI chip and verify that the on-board FTDI chip is programmed with the product description 'LM97937EVM'.
HSDP software is not capturing good data or analysis results are incorrect.	 Verify that the TSW14J56EVM is properly connected to the PC with a mini-USB cable and that the board serial number is properly identified by the HSDP software. Check that the proper ADC device is selected. In default conditions, 'LM97937EVM_222' should be selected. Check that the analysis parameters are properly configured.
HSDP software gives a time- out error when capturing data	Try to reprogram the LMK device and reset the JESD204 link.Verify that the ADC sampling rate is correctly set in the HSDP software.
Sub-optimal measured performance	 Try pressing the 'Calibrate ADC' button on the Intro tab of the configuration GUI to recalibrate the ADC. Check that the spectral analysis parameters are properly configured. Verify that bandpass filters are used in the clock and input signal paths and that low-noise signal sources are used.

Table 5. Troubleshooting

6 References

- LM97937 data sheet, TI literature number SNVS990
- TSW14J56EVM User's Guide, TI literature number SLWU086
- High Speed Data Converter Pro Software User's Guide, also available in the help menu of the software
- LMK04828 data sheet
- FTD245 Driver Installation Manual

Appendix A

A.1 TSW14J56EVM LED Bank and Switch Configuration

The LEDs on the TSW14J56EVM indicate the status of the capture board and the status of the JESD204B link. The LEDs have the following meaning:

Column Head 1	Column Head 2
FPGA_DONE	FPGA Programming On: FPGA has been programmed Off: FPGA has not been programmed, or is being programmed
D1	TX SYNC~ On: Synchronization being requested (code group synchronization phase of link initialization) Off: Synchronization not request (code group synchronization complete) Note: The status of this LED is only valid after attempting a data capture in HSDC Pro
D2	TX Device Clock Blinking: Device clock is being received from the LMK device on the EVM Not blinking: Device clock not received
D3	SYNC~ On: Synchronization being requested (code group synchronization phase of link initialization) Off: Synchronization not request (code group synchronization complete) The status of this LED is only valid after attempting a data capture in HSDC Pro
D4	RX Device Clock Blinking: Device clock is being received from the LMK device on the EVM Not blinking: Device clock not received.
D5	No Function
D6	DDR3 Memory Calibration Done On: Calibration not done Off: Calibration done, typical operation
D7	DDR3 Memory Calibration Success On: Calibration not successful Off: Calibration successful, typical operation
D8	DDR3 Memory Calibration Fail On: Calibration not failed, typical operation Off: Calibration failed

Table 6. Meaning of LEDs on the TSW14J56EVM

Table 7. Required State of Switches on the TSW14J56EVM

Switch	Status
SW1[1]	Off
SW1[2]	Off
SW1[3]	Off
SW1[4]	Off
SW4[1]	Off
SW4[2]	Off
SW4[3]	Off
SW4[4]	Off
SW8, MSEL0-MSEL4	All on
TDI, TDO, TCK, TMS jumpers	All should be shorting pins 1 to 2
JP1 (Y1 PWR)	Short pins 1 to 2 (HI setting)
J8 (USB PWR)	Short pins 1 to 2
JP9 (U8 ENB)	Short pins 2 to 3



A.2 HSDC Pro Settings for Optional ADC Device Configuration

A.2.1 Changing the Number of Serial Output Lanes (L)

The ADC device outputs data on two lanes (one lane per channel) by default, but the device may also be configured to output on four total lanes. This option is selected using the L parameter on the JESD204B tab in the Configuration GUI. In this case, 'LM97937EVM_421' must be selected as the device in HSDC Pro.

A.2.2 Changing the Number of Frames per Multi-Frame (K)

Changing the number of frames per multi-frame output by the JESD204 transmitter (ADC device) is configured using the K parameter on the JESD204B tab in the Configuration GUI. This parameter must be matched by the receiving device, but configuration of the K parameter of the receiver is not supported at this time.

A.3 Exercising the SYSREF Input of the ADC

The SYSREF input is used to align the phase of the internal local multi-frame clock (LMFC) of the ADC, according to the JESD204B interface specification, but it is not required to establish a link and evaluate the analog performance of the ADC with this EVM. Upon power-up, the ADC assumes a default alignment for its LMFC and proceeds to synchronize with the receiving device without requiring a SYSREF input event.

A SYSREF signal may be applied to the ADC via the SYSREF SMA connector on the EVM to validate the response of the ADC to a SYSREF event. The SYSREF signal path is AC coupled; therefore only periodic signals with frequencies > 5 MHz are supported.

TI does not recommend use of the SYSREF SMA input of the EVM to ensure deterministic latency across the serial link, due to difficulties of controlling timing requirements. The on-board LMK04828 may be used in an optional configuration to clock both the ADC and receiving device to achieve deterministic latency.

A.4 Customizing the EVM for Optional Clocking Support

By default, the LMK04828 is configured as a clock distributer and divider and only provides clock signals to the receiving FPGA device. The EVM is configured to require an ADC device clock from an external signal generator source through the CLK SMA connector. These default configurations are intentional as they allow the most flexibility for ADC sampling rates and they allow the highest ADC performance possible.

The LMK04828 may be reconfigured to exercise more features, but this EVM is not intended to be a full evaluation platform for the LMK04828. A full evaluation platform can be found on the LMK04828 product page.

A.4.1 LMK04828 Configuration Options

Configuring the LMK04828 is possible in a couple different ways. TI recommends to use the 'Configuration 3' button on the LMK tab of the Configuration GUI. By pressing this button, a text file containing register values is accessed and the contents are written to the device registers. The text file is stored in the Configuration GUI installation directory in the 'Configuration Files' folder and is called 'LMK04828_config3.cfg'. The register values in this file may be edited manually. The LMK04828 data sheet and the CodeLoader 4 software may aid the design and editing process.

A second method for configuring the LMK04828 is to populate the programming header 'LMKSPI' with associated passive components to enable communication over the header and disable access of the SPI bus via the USB-to-SPI FTDI chip by placing a jumper on the JP2 header. Once the EVM is reconfigured to support this option, the CodeLoader 4 software and associated programming cable may be used to directly configure the LMK04828. Refer to the LMK04828 evaluation platform for proper configuration of the LMKSPI header.

A.4.2 Configuring the ADC Device to Use a Device Clock and SYSREF from the LMK04828

The EVM may alternatively be reconfigured to route a device clock and SYSREF clock from the LMK04828 to the ADC device. This configuration represents a more realistic system configuration, but the data converter noise performance is affected by the noise of the clock signal from the LMK device.

To provide a device clock and SYSREF from the LMK04828 to the ADC device, the following EVM changes must be made:

- Remove R72, R73, R78, and R79 and place 0-Ω resistors on R74, R75, R80, and R81.
- Configure the LMK04828 to output an LVPECL device clock from its DCLKout2 port and an LVPECL SYSREF signal from its SDCLKout3 port.

A.4.3 Providing an Alternate LMK04828 Reference Clock

In the EVM default configuration, the CLK input signal is split to go to the ADC and LMK04828 to act as a reference clock. If deviation from the default configuration is desired, providing an alternate reference clock for the LMK04828 may be required. Possible options for providing the reference clock include:

- Using an external signal generator to provide the reference via the EXTREF SMA connector. If a
 separate signal generator is also used to provide the ADC device clock, these two generators must be
 frequency locked together.
- Placing a crystal oscillator module on Y1, Y2, or Y3. Additional configuration is required to provide power to the module and connect to the signal to the appropriate LMK04828 clock input port.

EVALUATION BOARD/KIT/MODULE (EVM) ADDITIONAL TERMS

Texas Instruments (TI) provides the enclosed Evaluation Board/Kit/Module (EVM) under the following conditions:

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING LIMITED WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please visit www.ti.com/esh or contact TI.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used. TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive. TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

REGULATORY COMPLIANCE INFORMATION

As noted in the EVM User's Guide and/or EVM itself, this EVM and/or accompanying hardware may or may not be subject to the Federal Communications Commission (FCC) and Industry Canada (IC) rules.

For EVMs **not** subject to the above rules, this evaluation board/kit/module is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC or ICES-003 rules, which are designed to provide reasonable protection against radio frequency interference. Operation of the equipment may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

General Statement for EVMs including a radio

User Power/Frequency Use Obligations: This radio is intended for development/professional use only in legally allocated frequency and power limits. Any use of radio frequencies and/or power availability of this EVM and its development application(s) must comply with local laws governing radio spectrum allocation and power limits for this evaluation module. It is the user's sole responsibility to only operate this radio in legally acceptable frequency space and within legally mandated power limitations. Any exceptions to this are strictly prohibited and unauthorized by Texas Instruments unless user has obtained appropriate experimental/development licenses from local regulatory authorities, which is responsibility of user including its acceptable authorization.

For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant

Caution

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

FCC Interference Statement for Class A EVM devices

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- · Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

For EVMs annotated as IC – INDUSTRY CANADA Compliant

This Class A or B digital apparatus complies with Canadian ICES-003.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

Concerning EVMs including radio transmitters

This device complies with Industry Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concerning EVMs including detachable antennas

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication.

This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Cet appareil numérique de la classe A ou B est conforme à la norme NMB-003 du Canada.

Les changements ou les modifications pas expressément approuvés par la partie responsable de la conformité ont pu vider l'autorité de l'utilisateur pour actionner l'équipement.

Concernant les EVMs avec appareils radio

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes : (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante.

Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur.

[Important Notice for Users of EVMs for RF Products in Japan]

This development kit is NOT certified as Confirming to Technical Regulations of Radio Law of Japan

If you use this product in Japan, you are required by Radio Law of Japan to follow the instructions below with respect to this product:

- Use this product in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
- 2. Use this product only after you obtained the license of Test Radio Station as provided in Radio Law of Japan with respect to this product, or
- 3. Use of this product only after you obtained the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to this product. Also, please do not transfer this product, unless you give the same notice above to the transferee. Please note that if you could not follow the instructions above, you will be subject to penalties of Radio Law of Japan.

Texas Instruments Japan Limited (address) 24-1, Nishi-Shinjuku 6 chome, Shinjuku-ku, Tokyo, Japan

http://www.tij.co.jp

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】

本開発キットは技術基準適合証明を受けておりません。

本製品のご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。

- 1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用いただく。
- 2. 実験局の免許を取得後ご使用いただく。
- 3. 技術基準適合証明を取得後ご使用いただく。

なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。

上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。

日本テキサス・インスツルメンツ株式会社 東京都新宿区西新宿6丁目24番1号 西新宿三井ビル http://www.tij.co.jp

EVALUATION BOARD/KIT/MODULE (EVM) WARNINGS, RESTRICTIONS AND DISCLAIMERS

For Feasibility Evaluation Only, in Laboratory/Development Environments. Unless otherwise indicated, this EVM is not a finished electrical equipment and not intended for consumer use. It is intended solely for use for preliminary feasibility evaluation in laboratory/development environments by technically qualified electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems and subsystems. It should not be used as all or part of a finished end product.

Your Sole Responsibility and Risk. You acknowledge, represent and agree that:

- 1. You have unique knowledge concerning Federal, State and local regulatory requirements (including but not limited to Food and Drug Administration regulations, if applicable) which relate to your products and which relate to your use (and/or that of your employees, affiliates, contractors or designees) of the EVM for evaluation, testing and other purposes.
- 2. You have full and exclusive responsibility to assure the safety and compliance of your products with all such laws and other applicable regulatory requirements, and also to assure the safety of any activities to be conducted by you and/or your employees, affiliates, contractors or designees, using the EVM. Further, you are responsible to assure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard.
- 3. Since the EVM is not a completed product, it may not meet all applicable regulatory and safety compliance standards (such as UL, CSA, VDE, CE, RoHS and WEEE) which may normally be associated with similar items. You assume full responsibility to determine and/or assure compliance with any such standards and related certifications as may be applicable. You will employ reasonable safeguards to ensure that your use of the EVM will not result in any property damage, injury or death, even if the EVM should fail to perform as described or expected.
- 4. You will take care of proper disposal and recycling of the EVM's electronic components and packing materials.

Certain Instructions. It is important to operate this EVM within TI's recommended specifications and environmental considerations per the user guidelines. Exceeding the specified EVM ratings (including but not limited to input and output voltage, current, power, and environmental ranges) may cause property damage, personal injury or death. If there are questions concerning these ratings please contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, some circuit components may have case temperatures greater than 60°C as long as the input and output are maintained at a normal ambient operating temperature. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors which can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during normal operation, please be aware that these devices may be very warm to the touch. As with all electronic evaluation tools, only qualified personnel knowledgeable in electronic measurement and diagnostics normally found in development environments should use these EVMs.

Agreement to Defend, Indemnify and Hold Harmless. You agree to defend, indemnify and hold TI, its licensors and their representatives harmless from and against any and all claims, damages, losses, expenses, costs and liabilities (collectively, "Claims") arising out of or in connection with any use of the EVM that is not in accordance with the terms of the agreement. This obligation shall apply whether Claims arise under law of tort or contract or any other legal theory, and even if the EVM fails to perform as described or expected.

Safety-Critical or Life-Critical Applications. If you intend to evaluate the components for possible use in safety critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, such as devices which are classified as FDA Class III or similar classification, then you must specifically notify TI of such intent and enter into a separate Assurance and Indemnity Agreement.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated