ABSTRACT

This reference manual describes the behavior of the commands implemented in the LEA Code ROM and gives a short overview of the LEA hardware registers and their functions. The commands are explained in a brief mathematical notation. Programming examples are based on native coding and native data elements.

This manual addresses programmers that use fast native-style coding. For writing elegant code, see the Digital Signal Processing (DSP) Library for MSP430 Microcontrollers.

Table of Contents

1 LEA Operation..........................................................................................................................3
  1.1 Initializing and Enabling the LEA..........................................................................................3
  1.2 Invoking a Command..........................................................................................................4
    1.2.1 Command Invoke Methods............................................................................................6
    1.2.2 Command Execution in Low-Power Modes.................................................................6
  1.3 LEADONE and LEAFREE Indications................................................................................7
    1.3.1 LEA Done Indication....................................................................................................7
    1.3.2 LEAFREE Indication......................................................................................................7

2 LEA Commands.....................................................................................................................8
  2.1 Group 1: Basic Pointwise Vector or Matrix Operations..................................................8
    2.1.1 LEACMD_ADDLONGMATRIX (rADDIm)......................................................................9
    2.1.2 LEACMD_ADDMATRIX (rADDMs).............................................................................10
    2.1.3 LEACMD_MPYMATRIX (rMPYMs)f..........................................................................11
    2.1.4 LEACMD_MPYLONGMATRIX (rMPYMlf).................................................................12
    2.1.5 LEACMD_MPYCOMPLEXMATRIX (cMPYMlsf)....................................................13
    2.1.6 LEACMD_SUBMATRIX (rSUBMs)............................................................................14
    2.1.7 LEACMD_SUBLONGMATRIX (rSUBIm)....................................................................15
  2.2 Group 2: Basic Vector MAC Operations...........................................................................16
    2.2.1 LEACMD_MAC (rMACsf)..........................................................................................16
    2.2.2 LEACMD_MAC3 (rMAC3sf)......................................................................................17
    2.2.3 LEACMD_SCALEDMAC (sMACsf)............................................................................18
  2.3 Group 3: MAC, Point-Wise FIR, Correlation, and Convolution Operations................19
    2.3.1 LEACMD_MACMATRIX (rMACMs)........................................................................20
    2.3.2 LEACMD_MACLONGMATRIX (rMACMlf)...............................................................21
    2.3.3 LEACMD_MACCOMPLEXMATRIX (cMACMsf).....................................................22
    2.3.4 LEACMD_MACCOMPLEXCONJUGATEMATRIX (cMACMCONJsfl)..................23
  2.4 Group 4: Basic Min/Max Vector Search on 16B Data......................................................24
    2.4.1 LEACMD_MAX (rMAXs)..........................................................................................24
    2.4.2 LEACMD_MIN (rMINs)............................................................................................25
    2.4.3 LEACMD_MAXUNSIGNED (rMAXus)......................................................................26
    2.4.4 LEACMD_MINUNSIGNED (rMINus).........................................................................27
  2.5 Group 5: Generic Min/Max Vector Search on 32B Data....................................................28
    2.5.1 LEACMD_MAXLONGMATRIX (rMAXMI).................................................................28
    2.5.2 LEACMD_MINLONGMATRIX (rMINMI).................................................................29
    2.5.3 LEACMD_MAXUNSIGNEDLONGMATRIX (rMAXMul)..........................................30
    2.5.4 LEACMD_MINUNSIGNEDLONGMATRIX (rMINMul).............................................31
  2.6 Group 6: Basic Min/Max Vector Search on Dual 16B Data..............................................32
    2.6.1 LEACMD_MAXMATRIX (rMAXMs).........................................................................33
    2.6.2 LEACMD_MINMATRIX (rMINMs)............................................................................34
    2.6.3 LEACMD_MAXUNSIGNEDMATRIX (rMAXMus)..................................................35
    2.6.4 LEACMD_MINUNSIGNEDMATRIX (rMINMus).......................................................36
2.7 Group 7: Block FIR, Correlation, Convolution Functions

2.7.1 LEACMD__FIR (rFIRsf) ................................................................. 37
2.7.2 LEACMD__FIRLONG (rFIRlf) ..................................................... 38
2.7.3 LEACMD__FIRCOMPLEX (cFIRsf) .............................................. 40
2.7.4 LEACMD__FIRCOMPLEXLONG (cFIRlf) ................................. 42
2.7.5 LEACMD__SCALEDFIR (sFIRsf) ................................................ 44

2.8 Group 8: Taylor McLaurin Functions on Pointwise Vectors or Matrices

2.8.1 LEACMD__POLYNOMIAL (rPOLYsf) ............................................. 46
2.8.2 LEACMD__POLYMIALLONG (rPOLYlf) ....................................... 48

2.9 Group 9: Fast Fourier Transforms and Inverses

2.9.1 LEACMD__FFTCOMPLEXAUTOSCALING (cFFTs_fs) ................. 51
2.9.2 LEACMD__FFTCOMPLEXFIXSCALING (cFFTs_fs) .................... 53
2.9.3 LEACMD__FFTCOMPLEXLONG (cFFTlf) .................................. 55

2.10 Group 10: Bit Reversed Pre-Sort Functions for FFTs

2.10.1 LEACMD__BITREVERSECOMPLEXEVEN (cBREV Esf), LEACMD__BITREVERSECOMPLEXODD (cBREV Osf) ................................. 56
2.10.2 LEACMD__BITREVERSECOMPLEXLONGEVEN (cBREVlf), LEACMD__BITREVERSECOMPLEXLON GODD (cBREV Olf) ....................... 58

2.11 Group 11: Post Operation for Real FFTs

2.11.1 LEACMD__FFTSLIP (SPLIFsf/rFFTs), LEACMD__FFTLONGSPLIT (SPLITlf/rFFTlf) ............................................................ 59

2.12 Group 12: De-Interleave and Sort Functions

2.12.1 LEACMD__DEINTERLEAVEEVENODD (rSPLITEOs), LEACMD__DEINTERLEAVEODDEVEN (rSPLITOE s) LEACMD__DEINTERLEAVEODDODD (rSPLITOOs), LEACMD__DEINTERLEAVELONG (rSPLITl) ................................................ 61

2.13 Group A: Programming Structure Functions

2.13.1 LEACMD__MOVELONGLIST (LSTMOVI) ................................ 64
2.13.2 LEACMD__SUSPEND (SUSPEND) ........................................... 65
2.13.3 LEACMD__RESUME (RESUME) ............................................ 66

2.14 Group B: Special Functions for Math and Signal Processing

2.14.1 LEACMD__MPYMATRIXROW ............................................... 67
2.14.2 LEACMD__POLYMIALSCALAR .............................................. 68
2.14.3 LEACMD__IIRBQ1 (rBQ1sf) .................................................... 69
2.14.4 LEACMD__IIRBQ2 (rBQ2sf) .................................................... 70
2.14.5 LEACMD__IIRBQ2EXTENDED (rBQ2Xsf) ............................. 71
2.14.6 LEACMD__WINDOW ............................................................... 72

3 LEA Hardware

3.1 LEA ROM Constants ........................................................................... 75
3.2 LEA Timer ....................................................................................... 75
3.3 LEA and Debug ................................................................................ 76
3.4 LEA Hardware Registers ................................................................. 77

4 Revision History ................................................................................. 78

Trademarks
All trademarks are the property of their respective owners.
1 LEA Operation

The LEA provides a series of commands that perform mathematical operation on single samples, trains of samples, sample streams, point-wise vectors and matrices, and on scalar values. The commands are separated into groups based on their primary operations and parameter blocks. Some mathematical or DSP skills are required to immediately recognize what command suits the application best.

Convolution and correlation are often treated as separate functions. However, the LEA has one elementary command that does both, and this command also performs other operations. Because many LEA commands can perform multiple functions, you might not find all of the algorithms that you expect. The LEA has implemented only the native ones, the bare minimum, as described in the following examples.

**Example 1**: Convolution, Correlation, and FIR filter are based on the same algorithm. How the pointers change makes the difference.

While time runs forward only for us, a train of samples stored in LEA memory allows you to go forward and backward “in time”.

**Example 2**: FFT (fast Fourier transform) and iFFT (inverse FFT) are based on the same algorithm. The iFFT just uses a negative index for the results.

**Example 3**: The LEA does not provide a "move vector" function. This function can be emulated with a "vector add" operation using a "zero vector" as the neutral element. Mirroring vector can be implemented by running the source and destination pointers in opposite directions, and so forth.

LEA commands use parameter blocks to pass the arguments from the caller. The LEA has fourteen different command groups (see Table 1-1). Each command group has a dedicated structure defined. Commands of the same group share the same type of parameter block. For the functions of group 1-12 common generic parameter blocks are defined. This allows using the same control memory again. Functions of Group A and B are the exceptions. The parameter blocks of those functions are treated separately.

### Table 1-1. LEA Command Groups

<table>
<thead>
<tr>
<th>Group</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>Group 1</td>
<td>Basic point-wise vector or matrix operations</td>
</tr>
<tr>
<td>Group 2</td>
<td>Basic vector MAC operations (windowing, scaling, general)</td>
</tr>
<tr>
<td>Group 3</td>
<td>MAC, point-wise FIR, correlation, convolution</td>
</tr>
<tr>
<td>Group 4</td>
<td>Basic min/max vector search operations on 16-bit data</td>
</tr>
<tr>
<td>Group 5</td>
<td>Generic min/max search operations on 32-bit data</td>
</tr>
<tr>
<td>Group 6</td>
<td>Generic min/max search operations on dual 16-bit data or complex</td>
</tr>
<tr>
<td>Group 7</td>
<td>Block based FIR, correlation, convolution</td>
</tr>
<tr>
<td>Group 8</td>
<td>Taylor functions or operations on point-wise vectors or matrices</td>
</tr>
<tr>
<td>Group 9</td>
<td>FFT or iFFT bank filtering (DIT-type)</td>
</tr>
<tr>
<td>Group 10</td>
<td>Bit reversed carry propagated pre-sort for DIT-FFTs</td>
</tr>
<tr>
<td>Group 11</td>
<td>FFT post operation for real points</td>
</tr>
<tr>
<td>Group 12</td>
<td>Vector or matrix de-interleave or sort functions</td>
</tr>
<tr>
<td>Group A</td>
<td>Programming structure or rearrange functions</td>
</tr>
<tr>
<td>Group B</td>
<td>Special functions for math, matrix, and DSP</td>
</tr>
</tbody>
</table>

All data elements that the LEA needs to access (inputs, outputs, and parameter blocks) must be in the memory section *leaRAM*. Dedicated macros are available to help with this location.

1.1 Initializing and Enabling the LEA

The LEA is initialized by setting the registers LEACNF0, LEACNF1 and LEACNF2.

```c
LEACNF0=0; LEACNF1=0; LEACNF2=LeaSP;      //init LEA
LEAPMCTL|=LEACMDEN;                       //enable LEA
```
1.2 Invoking a Command

The LEA performs operations on data stored in `leaRAM`. Two arguments are passed to LEA in the registers LEAPMS0 and LEAPMS1. The command itself and its operation mode are passed in the LEAPMCB register. If more than two arguments are required, LEAPMS1 points to a parameter block that holds the additional arguments. Because most commands use more than two arguments, some examples are given below.

The following example shows a MAC operation step by step using the corresponding LEA commands. Other commands are used in a similar way.

Invoking a command is done in three steps:

1. Declare a parameter block and input and output variable for MAC in `leaRAM`. (A parameter block is an array of 16 bit values that holds the arguments require for the function. As control structure it holds pointers, increment and count values required for the command. This structure is not required anymore after the command is invoked. In many cases it is wise to keep the structure if the same or a different command is invoked with only slight changes of parameter).

2. Initialize the input variables and parameters according to the function. (This is done either by a true initialization or by an previous running operation. For example, the output vector of one LEA command can be the input vector of another command).

3. To invoke a command, write to LEAPMS0, LEAPMS1 and, LEAPMCB. In most cases only the lower 16-bits of the registers are used.

The following is a complete test program.

```c
#include <msp430.h>

//macros to simplify LEA code (usually put in a header file)
#define LEA_EPRG(x) _PRAGMA(#x) //auxiliary definition for NewLEA
#define NewLEA_VAR(var) LEA_EPRG(RETAIN(var)) LEA_EPRG(DATA_SECTION(var,".leaRAM"))
#define Ladr(x) ((unsigned short)((unsigned long)(x) & 0xffff)>>2)
#define Q15(x) (x)<1.0? ((x)>-1.0? (x)*0x8000:0x8000):0x7FFF
#define LeaSP 0x3C00/4 //define Lea-Stack to top of LEA memory {32 bit oriented adr.}

NewLEA_VAR(Xi); NewLEA_VAR(Yi); NewLEA_VAR(Zo); NewLEA_VAR(P); //declare variables in leaRAM

signed short Xi[]={Q15(-0.5), Q15(0.3), Q15(-0.4), Q15(0.5)}; //init with some test data
signed short Yi[]={Q15(-1) , Q15(-1) , Q15(-1) , Q15(-1) }; //init with some test data
signed long Zo[]={0x00000000};   //init space for result
short P[]={0,0,4,0,0,0};        //here pre initialized parameters with N=4

void main(void) {
    WDTCTL = WDTPW | WDTHOLD;     // Stop watchdog timer
    LEACNF0=0; LEACNF1=0; LEACNF2=LeaSP;  //init LEA
    LEAPMCTL|=LEACMDEN;                     //enable LEA
    P[0]=Ladr(&Xi);  //set X in parameters
    P[3]=Ladr(&Yi);  //ditto with Y using macro;
    P[4]=Ladr(&Zo);  //address of Z to last element of parameters
    LEAPMS0L=P[0];  //put 1st parameter directly in register ~PMS0L; here adr of X[]
    LEAPMS1L=Ladr(6P[2]);  //put address of base parameter in ~PMS1L
    LEAPMCBL=LEACMD__MAC;  //start/invoke command
    for(;;);}              //have a look yourself
```

The parameter block for the command LEACMD__MAC holds four short values for the base parameter and two additional short parameters for the extension.
The values of the parameter structure P[] were set before the command is invoked. Invoking is done as described.

After the LEA completes operation, read the result memory location for the value 0.1 (0xCCD).

---

**Note**

Address boundaries, increment values, and counts are not checked for validity. Invalid values can corrupt the entire leaRAM content. Null pointers are a common source for errors (DSPlib checks for null pointers).

You can use `typedef` to simplify the handling of the parameter blocks. Whether the bare base parameter block or the extended version is used is up to the coding style. The following two examples show such struct definitions using native data types.
Example: MAC Extended Parameter Struct

typedef struct {
    short input1;  // address of input1 vector containing values of short
    short reserved1;  // reserved; may be used for context
    short vectorSize;  // vector size */
    short input2;  // address of input2 vector containing values of short
    short reserved2;  // reserved, not used
} LEA_macParams;  // extended parameter block of MAC

Example: MAC Base Parameter Struct

typedef struct {
    short vectorSize;  // vector size */
    short input2;  // address of input2 vector containing values of short
    short output;  // address of output vector containing values of long
    short reserved2;  // reserved, not used
} LEA_macBPara;  // base parameter block of MAC

1.2.1 Command Invoke Methods

LEA Commands are invoked with LEAITFLG. Those interrupt and transaction flags define LEA’s response on completion. LEAITFLG set to two and three will cause an interrupt upon completion. LEAFLG set to one and three will overwrite LEAPMDST without checking if the previous result has been picked up. The value of LEAITGGLG does not influence LEADONE and LEAFREE indications. Table 1-2 gives an overview of the methods.

<table>
<thead>
<tr>
<th>Invoke Method</th>
<th>LEA Command Response</th>
<th>LEAITFLG</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEAPMCBL=LEACMD_xxx+0;</td>
<td>LEA command without any further indication</td>
<td>0</td>
</tr>
<tr>
<td>LEAPMCBL=LEACMD_xxx+1;</td>
<td>LEA command with explicit result update</td>
<td>1</td>
</tr>
<tr>
<td>LEAPMCBL=LEACMD_xxx+2;</td>
<td>LEA command with interrupt upon completion</td>
<td>2</td>
</tr>
<tr>
<td>LEAPMCBL=LEACMD_xxx+3;</td>
<td>LEA command with interrupt and explicit result update</td>
<td>3</td>
</tr>
</tbody>
</table>

1.2.2 Command Execution in Low-Power Modes

LEA provides two flags to define the operation behavior in low-power modes. LEALPR defines if a LEA command shall be continued when CPU enters LPM0 to LPM3. LEAILPM defines if a command completion interrupt shall be triggered while the CPU is in low-power mode LPM0 to LPM3.

Figure 1-3. LEA Operation Modes
1.3 LEADONE and LEAFREE Indications

LEADONE and LEAFREE are status flags used for software flow control.

1.3.1 LEA Done Indication

This flag indicates that an LEA operation has been completed, and a new result is available. The user may wait for this situation by software before picking up the result of the previous LEA operation. The done indication is reflected on LEACNF0.LEADONES and LEACNF1.LEADONEC.

- LEA Done behavior as seen in LEACNF0 and LEACNF1
- LEADONE is cleared after reset and RESTART (LEACNF0.SWRST=1).
- LEADONE is set on completion of a Command with LEAITFLG-field =1|3
- LEADONE is cleared on read of LEAPMDST. (also on dummy reads).
- LEADONE is cleared after a SUSPEND operation is executed. The previous LEADONE status is being stored onto the LEA stack along with the suspended command context LEADONE is loaded from the previously saved LEA stack one a RESUME operation, thus restoring the saved core event context.

1.3.2 LEAFREE Indication

LEAFREE behavior as seen in LEACNF0 and LEACNF1:

- LEAFREE is set after reset and RESTART (LEACNF0.SWRST=1).
- LEAFREE is set after a operation with LEAITFLG =0|2 has been completed and its results have been written to LEA accessible memory or to the result register).
- LEAFREE is set as soon the result of a command with LEAITFLG=1|3 has been read from LEAPMDSTH register
- LEAFREE is set after a SUSPEND operation is executed. The previous LEAFREE status is being stored onto the LEA stack along with the suspended command context
- LEAFREE is cleared if a soon a command has been started.
- LEAFREE is loaded from the previously saved LEA stack one a RESUME operation, thus restoring the saved core event context

This flag indicates that LEA is free for new operations. The user may use wait for this situation by software before invoking a new command. The free indication is reflected on LEACNF0.LEAFREES and LEACNF1.LEAFREEC.
2 LEA Commands

The fourteen command groups of LEA are explained group by group. The data types IQ16, Q.15, IQ1.14, u16, s16, LEAadr are all of type short as native data type. IQ32, Q.31, IQ15.16, cQ.15 are of type long as native data type. LEA does not differentiate on the meaning and purpose given by programmers. It only understands 16 bit numbers and 32-bit numbers.

2.1 Group 1: Basic Pointwise Vector or Matrix Operations

Table 2-1 lists the parameter structure for this group.

<table>
<thead>
<tr>
<th>Command</th>
<th>Input1</th>
<th>Input2</th>
<th>Output1</th>
<th>Output2</th>
<th>V_{50}^*</th>
<th>V_{51}^*</th>
<th>V_{50}^{+}</th>
<th>V_{51}^{+}</th>
<th>V_{50}^*</th>
<th>V_{51}^*</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEACMD__ADDMATRIX</td>
<td>0x40</td>
<td>IQ16</td>
<td>u16</td>
<td>IQ16</td>
<td>s16</td>
<td>s16</td>
<td>s16</td>
<td>s16</td>
<td>x_n = x_m + y_m ; n = 0...N-1</td>
<td></td>
</tr>
<tr>
<td>LEACMD__ADDLONGMATRIX</td>
<td>0x7C</td>
<td>IQ32</td>
<td>u16</td>
<td>IQ32</td>
<td>s16</td>
<td>s16</td>
<td>s16</td>
<td>s16</td>
<td>x_n = x_m * y_m ; n = 0...N-1</td>
<td></td>
</tr>
<tr>
<td>LEACMD__MPYMATRIX</td>
<td>0x3C</td>
<td>Q.15</td>
<td>u16</td>
<td>Q.15</td>
<td>s16</td>
<td>s16</td>
<td>s16</td>
<td>s16</td>
<td>x_n = x_m * y_m ; n = 0...N-1</td>
<td></td>
</tr>
<tr>
<td>LEACMD__MPYCOMPLEXMATRIX</td>
<td>0x78</td>
<td>cQ.15</td>
<td>u16</td>
<td>cQ.15</td>
<td>s16</td>
<td>s16</td>
<td>s16</td>
<td>s16</td>
<td>x_n = x_m * y_m ; n = 0...N-1</td>
<td></td>
</tr>
<tr>
<td>LEACMD__SUBMATRIX</td>
<td>0x70</td>
<td>IQ16</td>
<td>u16</td>
<td>IQ16</td>
<td>s16</td>
<td>s16</td>
<td>s16</td>
<td>s16</td>
<td>x_n = x_m - y_m ; n = 0...N-1</td>
<td></td>
</tr>
<tr>
<td>LEACMD__SUBLONGMATRIX</td>
<td>0xD4</td>
<td>IQ32</td>
<td>u16</td>
<td>IQ32</td>
<td>s16</td>
<td>s16</td>
<td>s16</td>
<td>s16</td>
<td>x_n = x_m - y_m ; n = 0...N-1</td>
<td></td>
</tr>
</tbody>
</table>
2.1.1 LEACMD__ADDLONGMATRIX (rADDML)

Vector X and Vector Y are point wise added and written to vector Z using a 32-bit signed addition. The results saturate to 0x7FFFFFFF≡Q31(1-ε) and 0x80000000≡Q31(-1).

Mathematical notation

\[ z_n = x_n + y_n \quad \text{with } n = 0 \text{ to } (N-1) \]

Arguments

- Pointer to vector X as a 16-bit address value, pointing at an element of vector X
- Pointer to vector Y as a 16-bit address value, pointing at an element of vector Y
- Pointer to vector Z as a 16-bit address value, pointing at an element of vector Z
- Increment step of Xi as a 16-bit signed value, *X is incremented with after each operation
- Increment step of Yi as a 16-bit signed value, *Y is incremented with after each operation
- Increment step of Zi as a 16-bit signed value, *Z is incremented with after each operation
- Vector size N as a 16-bit unsigned value; defining the number of operations performed

Example for Xi = Yi = Zi = 1, N = 8

- Use for pointwise addition of whole vectors of signed long and Q.31 type data
- Pointwise vector copy from X to Z, if Y is zero containing(0) vector as neutral element.
- Vector fill from X to Z, if Y is 0 and Xi=0, Yi=0, Zi=1. (for gapless fill)
- Address mirrored additions and copy using negative Xi, Yi, or Zi
- Interleave or de-interleave and copy using other increment values.

Comments

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements.
- Matrices and complex numbers are treated as vectors.
2.1.2 LEACMD__ADDMATRIX (rADDMs)

Vector X and Vector Y are point wise added and written to vector Z by adding two 16-bit signed values at once. The results saturate to $0x7FFF=Q_{15}(1-\varepsilon)$ and $0x8000=Q_{15}(-1)$.

**Mathematical notation**

$$z_n = x_n + y_n$$ with $$n = 0$$ to $$(N-1)$$ \{N: multiple of 2\}

**Arguments**

- Pointer to vector X as a 16-bit address value, pointing at an element pair of vector X
- Pointer to vector Y as a 16-bit address value, pointing at an element pair of vector Y
- Pointer to vector Z as a 16-bit address value, pointing at an element pair of vector Z
- Increment step of Xi as a 16-bit signed value, *X is incremented with \{multiple of 2\}
- Increment step of Yi as a 16-bit signed value, *Y is incremented with \{multiple of 2\}
- Increment step of Zi as a 16-bit signed value, *Z is incremented with \{multiple of 2\}
- Vector size N as a 16-bit unsigned value; defining the number of operations performed

**Example** for $$Xi = Yi = Zi = 2$$, $$N = 16$$

**Uses**

- Pointwise addition of whole vectors of signed short and Q.15 type data
- Pointwise vector copy from X to Z, if Y is zero containing(0) vector as
- Vector fill from X to Z, if Y is 0 and Xi=0, Yi=0, Zi=2. (for gapless fill)
- Upscaling of vectors (for example, X+X=2X)
- Address mirrored additions and copy using negative Xi,Yi or Zi
- Interleave or de-interleave and copy using other increment values

**Comments**

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements.
- Matrices and complex numbers are treated as vectors.
- Pad odd vector lengths with zeroes to obtain predictable results
- This command is also applied to SIMD vector pairs to save energy
2.1.3 LEACMD__MPYMATRIX (rMPYMsf)

Vector X and Vector Y are point wise multiplied and written to vector Z by multiplying two 16-bit signed fractional values at once.

**Mathematical notation**

\[ z_n = x_n \cdot y_n \text{ with } n = 0 \text{ to } (N-1) \{N: \text{multiple of 2}\} \]

**Arguments**

- pointer to vector X as a 16-bit address value, pointing at an element pair of vector X
- pointer to vector Y as a 16-bit address value, pointing at an element pair of vector Y
- pointer to vector Z as a 16-bit address value, pointing at an element pair of vector Z
- increment step of Xi as a 16-bit signed value, *X is incremented with {multiples of 2}
- increment step of Yi as a 16-bit signed value, *Y is incremented with {multiples of 2}
- increment step of Zi as a 16-bit signed value, *Z is incremented with {multiples of 2}
- vector size N as a 16-bit unsigned value; defining the number of operations performed

**Example** for \( Xi = Yi = Zi = 2, N = 16 \)

**Uses**

- Pointwise multiplication of whole vectors of Q.15 type data
- Windowing function to smoothen start and end of vectors
- Downscaling of vectors

**Comments**

- alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements.
- matrices and complex numbers are treated as vectors.
- pad odd vector lengths with zeroes to obtain predictable results
- this command is also applied to SIMD vector pairs to save energy
2.1.4 LEACMD__MPYLONGMATRIX (rMPYM1f)

Vector X and Vector Y are point wise multiplied and written to vector Z using a 32-bit fractional multiplication.

**Mathematical notation**

\[ z_n = x_n \times y_n \text{ with } n = 0 \text{ to } (N-1) \]

**Arguments**

- Pointer to vector X as a 16-bit address value, pointing at an element of vector X
- Pointer to vector Y as a 16-bit address value, pointing at an element of vector Y
- Pointer to vector Z as a 16-bit address value, pointing at an element of vector Z
- Increment step of Xi as a 16-bit signed value, *X is incremented with after each operation
- Increment step of Yi as a 16-bit signed value, *Y is incremented with after each operation
- Increment step of Zi as a 16-bit signed value, *Z is incremented with after each operation
- Vector size N as a 16-bit unsigned value; defining the number of operations performed

**Example** for Xi = Yi = Zi = 1, N = 8

**Uses**

- Pointwise multiplication of whole vectors of Q.31 type data
- Windowing function to smoothen start and end of vectors
- Downscaling of vectors

**Comments**

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements.
- Matrices and complex numbers are treated as vectors.
2.1.5 LEACMD__MPYCOMPLEXMATRIX (cMPYMsf)

Vector X and Vector Y are point wise multiplied and written to vector Z using a 16-bit fractional complex multiplication.

The results saturate to 0x7FFF≡Q15(1-ε) and 0x8000≡Q15(-1).

Mathematical notation

\[ z_n = x_n \times y_n \text{ with } n = 0 \text{ to } (N-1) \text{, while} \]
\[ z_{n,\text{re}} = x_{n,\text{re}} \cdot y_{n,\text{re}} - x_{n,\text{im}} \cdot y_{n,\text{im}} \text{ and} \]
\[ z_{n,\text{im}} = x_{n,\text{im}} \cdot y_{n,\text{re}} + x_{n,\text{re}} \cdot y_{n,\text{im}} \]

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element of vector X
- pointer to vector Y as a 16-bit address value, pointing at an element of vector Y
- pointer to vector Z as a 16-bit address value, pointing at an element of vector Z
- increment step of Xi as a 16-bit signed value, *X is incremented with after each operation
- increment step of Yi as a 16-bit signed value, *Y is incremented with after each operation
- increment step of Zi as a 16-bit signed value, *Z is incremented with after each operation
- vector size N as a 16-bit unsigned value; defining the number of operations performed

Example for Xi = Yi = Zi = 1, N = 8

Uses

- Pointwise complex multiplication of whole vectors of complex Q.15 type data
- 2D rotate and mirror and stretch operation
- Vector CORDIC operations

Comments

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements.
- Complex numbers of higher order require SW support.
2.1.6 LEACMD__SUBMATRIX (rSUBMs)

Vector X and Vector Y are point wise subtracted and written to vector Z by subtracting two 16-bit signed values at once.

The results saturate to 0x7FFF=Q15(1-ε) and 0x8000=Q15(-1).

Mathematical notation

\[ z_n = x_n - y_n \] with \( n = 0 \) to \( (N-1) \) \( \{N: \text{multiple of 2}\} \)

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element pair of vector X
- pointer to vector Y as a 16-bit address value, pointing at an element pair of vector Y
- pointer to vector Z as a 16-bit address value, pointing at an element pair of vector Z
- increment step of Xi as a 16-bit signed value, *X is incremented with \( \{\text{multiple of 2}\} \)
- increment step of Yi as a 16-bit signed value, *Y is incremented with \( \{\text{multiple of 2}\} \)
- increment step of Zi as a 16-bit signed value, *Z is incremented with \( \{\text{multiple of 2}\} \)
- vector size N as a 16-bit unsigned value; defining the number of operations performed

Example for \( Xi = Yi = Zi = 2, N = 16 \)

Uses

- Pointwise addition of whole vectors of signed short and Q.15 type data
- Pointwise vector copy from X to Z ,if Y is zero containing(0) vector as neutral element.
- Vector fill from X to Z, if Y is 0 and Xi=0, Yi=0, Zi=2. (for gapless fill)
- Address mirrored additions and copy using negative Xi,Yi or Zi
- Interleave/de-interleave and copy using other increment values

Comments

- alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements.
- matrices and complex numbers are treated as vectors.
- pad odd vector lengths with zeroes to obtain predictable results
- this command is also applied to SIMD vector pairs to save energy
2.1.7 LEACMD__SUBLONGMATRIX (rSUBI)

Vector X and Vector Y are point wise subtracted and written to vector Z using a 32-bit signed subtraction. The results saturate to 0x7FFFFFFF≡Q31(1-ε) and 0x80000000≡Q31(-1).

Mathematical notation

\[ z_n = x_n - y_n \text{ with } n = 0 \text{ to } (N-1) \]

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element of vector Z
- pointer to vector Y as a 16-bit address value, pointing at an element of vector Y
- pointer to vector Z as a 16-bit address value, pointing at an element of vector Z
- increment step of Xi as a 16-bit signed value, *X is incremented with after each operation
- increment step of Yi as a 16-bit signed value, *Y is incremented with after each operation
- increment step of Zi as a 16-bit signed value, *Z is incremented with after each operation
- vector size N as a 16-bit unsigned value; defining the number of operations performed

Example for Xi=Yii=Zi=1; N=8

Uses

- Pointwise addition of whole vectors of signed long and Q.31 type data
- Pointwise vector copy from X to Z, if Y is zero containing(0) vector as neutral element.
- Vector fill from X to Z, if Y is 0 and Xi=0, Yi=0, Zi=1. (for gapless fill)
- Address mirrored additions and copy using negative Xi, Yi, or Zi
- Interleave/de-interleave and copy using other increment values

Comments

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements.
- Matrices and complex numbers are treated as vectors.
2.2 Group 2: Basic Vector MAC Operations

Table 2-2 lists the parameter structure for this group.

### Table 2-2. Group 2 Parameters - Basic MAC Vector

<table>
<thead>
<tr>
<th>input1</th>
<th>reserved</th>
<th>input2</th>
<th>reserved</th>
<th>output</th>
<th>scaleFactor</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{\text{LEACMD} _\text{MAC}}</td>
<td>0x5d</td>
<td>\text{Q.15}</td>
<td>u16</td>
<td>V_{\text{LEACMD} _\text{MAC3}}</td>
<td>0x134</td>
</tr>
</tbody>
</table>

#### 2.2.1 LEACMD\_MAC (rMACsf)

Vector X and Vector Y are point wise multiplied and accumulated and written to vector Z of length one using a 16-bit signed expanding fractional multiplication followed by a 32-bit accumulation.

The results saturate to 0x7FFFFFFF ≡ Q31(1−ε) and 0x80000000 ≡ Q31(-1).

**Mathematical notation**

\[
Z = \sum_{n=0}^{N-1} (x_n * y_n)
\]

**Arguments**

- pointer to vector X as a 16-bit address value, pointing at an element pair of vector X
- pointer to vector Y as a 16-bit address value, pointing at an element pair of vector Y
- pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- vector size N as a 16-bit unsigned value; defining the number of operations \( \{ \text{multiple of 2} \} \)

**Example** for \( N = 8 \)

**Uses**

- FIR filtering of single Q.15 sample (for example, on interrupt driven tasks)
- Single-point correlation, convolution result
- General multiply accumulate purposes

**Comments**

- Command performs incrementing index order
- The Q15 inputs are expected to be scaled for down to result in a cumulative gain of one to avoid saturation
- Pad odd vector lengths with zeroes to obtain predictable results
2.2.2 LEACMD__MAC3 (rMAC3sf)

Vector X and Vector Y are point wise multiplied and accumulated. In total three 32 bit results are written to vector Z of length three using a 16-bit signed expanding fractional multiplication followed by a 32-bit accumulation.

The results saturate to 0x7FFFFFFF≡Q31(1-ε) and 0x80000000≡Q31(-1).

Mathematical notation

\[
\begin{align*}
Z_0 &= \sum_{n=0}^{N-2} (x_{n+1} \times y_n) \quad \text{with } n = 0 \text{ to } (N-2) \\
Z_1 &= \sum_{n=0}^{N-1} (x_n \times y_n) \quad \text{with } n = 0 \text{ to } (N-1) \\
Z_2 &= \sum_{n=0}^{N-2} (x_n \times y_{n+1}) \quad \text{with } n = 0 \text{ to } (N-2)
\end{align*}
\]

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element pair of vector X
- pointer to vector Y as a 16-bit address value, pointing at an element pair of vector Y
- pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- vector size N as a 16-bit unsigned value defining the length of the tributary terms of Z1 \{N must be multiples of 2\}

Example for N=8

![Diagram of vector operations](image-url)
2.2.3 LEACMD__SCALEDMAC (sMACsf)

Vector X and Vector Y are point wise multiplied and accumulated and written to vector Z of length one using a 16-bit signed fractional multiplication followed by a 32-bit accumulation and post scaling multiplication.

Mathematical notation

\[ Z = \left( \sum_{n=0}^{N-1} (x_n \cdot y_n) \right) \cdot SF \]

with \( n = 0 \) to \((N-1)\) and Z stored as IQ16.15 (in an 32B/Q.31 container)

Arguments
- pointer to vector X as a 16-bit address value, pointing at an element pair of vector X
- pointer to vector Y as a 16-bit address value, pointing at an element pair of vector Y
- pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- scale factor SF as a 16-bit signed Q.15 value to scale down the final result
- vector size N as a 16-bit unsigned value; defining the number of operations (multiple of 2)

Example for N=8

Uses
- FIR filtering of single Q.15 sample (for example, on interrupt driven tasks)
- Single-point correlation, convolution result
- General multiply accumulate purposes

Comments
- Command performs incrementing index order
- The SF gives enough headroom to avoid saturation
- Pad odd vector lengths with zeroes to obtain predictable results

Comparison With Nonscaled Version (LEACMD__MAC)

On FIRs: In high TAP count FIRs the individual coefficients turn out to be really small. Quantizing the coefficients result into a numeric significance of below 8 bits for some filter characteristics. Here scaling is applied. The SCALEDMAC command has enough mathematical headroom to prevent saturation.

On Correlation and Convolution: To obtain a high resolution on ADCs the signal is amplified to leave only a small amplitude margin. Those signals are often left aligned (LSB’s are padded with zeros). This allows algorithms that are independent from the ADC’s conversion width. Using the ‘SCALEDMAC allows to maintain high numeric significance while avoiding saturation.

Note

The overall filter gain is changed by scaling and must be considered in the operations in Section 2.3.
### 2.3 Group 3: MAC, Point-Wise FIR, Correlation, and Convolution Operations

Table 2-3 lists the parameters for this group.

<table>
<thead>
<tr>
<th>LEACMD</th>
<th>MACMATRIX</th>
<th>0x100</th>
<th>0.15</th>
<th>u16</th>
<th>Q.15</th>
<th>Q.31</th>
<th>s16</th>
<th>s16</th>
<th>s16</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEACMD</td>
<td>MACLONGMATRIX</td>
<td>0x0D0</td>
<td>0.31</td>
<td>u16</td>
<td>Q.31</td>
<td>Q.31</td>
<td>s16</td>
<td>s16</td>
<td>rsvd.</td>
</tr>
<tr>
<td>LEACMD</td>
<td>MACCOMPLEXMATRIX</td>
<td>0x68</td>
<td>cQ.15</td>
<td>u16</td>
<td>cQ.15</td>
<td>cQ.31</td>
<td>s16</td>
<td>s16</td>
<td>rsvd.</td>
</tr>
<tr>
<td>LEACMD</td>
<td>MACCOMPLEXCONJUGATEMATRIX</td>
<td>0x6C</td>
<td>cQ.15</td>
<td>u16</td>
<td>cQ.15</td>
<td>cQ.31</td>
<td>s16</td>
<td>s16</td>
<td>rsvd.</td>
</tr>
</tbody>
</table>

Table 2-3. Group 3 Parameters: MAC, Point-Wise FIR, Correlation, and Convolution Operations

\[ Z = \sum_{n=0}^{N-1} (x_n \ast y_n) \]
2.3.1 LEACMD__MACMATRIX (rMACMsf)

Vector X and Vector Y are point wise multiplied and accumulated and written to vector Z of length one using a
16-bit signed expanding fractional multiplication followed by a 32-bit accumulation.

The results saturate to 0x7FFFFFFF≡Q31(1-ε) and 0x80000000≡Q31(-1).

Mathematical notation

\[ z_0 = \sum_{n=0}^{N-2} (x_n \cdot y_n) \quad \text{with } n = 0, 2, 6 \text{ to } (N-2) \]

\[ z_1 = \sum_{n=1}^{N-1} (x_n \cdot y_n) \quad \text{with } n = 1, 3, 5 \text{ to } (N-1) \]

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element pair of vector X
- pointer to vector Y as a 16-bit address value, pointing at an element pair of vector Y
- pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- increment step of Xi as a 16-bit signed value, *X is incremented with (a 1 increments two 16B points)
- increment step of Yi as a 16-bit signed value, *Y is incremented with (a 1 increments two 16B points)
- increment step of Zi as a 16-bit signed value, *Z is incremented with for storing odd indexed results
- vector size N as a 16-bit unsigned value; defining the number of operations {multiple of 2}

Example for Xi=Yi=1; Zi=3; N=8

Uses

- FIR filtering of single/dual Q.15 sample (for example, on interrupt driven tasks)
- Single or dual point correlation, convolution
- Single or dual scalar dot product in matrix
- General multiply accumulate purposes

Comments

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with
pointers pointing to last elements
- Matrices and complex numbers are treated as vectors
- The Q15 inputs are expected to be scaled for down to result in a cumulative gain of one to avoid saturation
- Pad odd vector lengths with zeroes to obtain predictable results
2.3.2 LEACMD__MACLONGMATRIX (rMACMlf)

Vector X and Vector Y are point wise multiplied and accumulated and written to vector Z of length one using a 31-bit signed fractional multiplication followed by a 32-bit accumulation.

The result saturates to 0x7FFFFFFF≡Q31(1-ε) and 0x80000000≡Q31(-1).

**Mathematical notation**

\[
Z = \sum_{n=0}^{N-1} (x_n * y_n) \quad \text{with } n = 0 \text{ to } (N-1)
\]

**Arguments**

- Pointer to vector X as a 16-bit address value, pointing at an element of vector X
- Pointer to vector Y as a 16-bit address value, pointing at an element of vector Y
- Pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- Increment step of Xi as a 16-bit signed value, *X is incremented with after each operation
- Increment step of Yi as a 16-bit signed value, *Y is incremented with after each operation
- Vector size N as a 16-bit unsigned value; defining the number of operations

**Example** for Xi=Yi=1; N=8

```
0 1 2 3 4 5 6 7
X0 X1 X2 X3 X4 X5 X6 X7
Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7
```

**Uses**

- FIR filtering of single Q.31 sample (for example, on interrupt driven tasks)
- Single point correlation, convolution
- Scalar dot product in matrix
- General multiply accumulate purposes

**Comments**

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements
- Matrices and complex numbers are treated as vectors
- The Q.31 inputs are expected to be scaled down to result in a cumulative gain of one or avoid saturation
2.3.3 LEACMD__MACCOMPLEXMATRIX (cMACMsf)

Vector X and Vector Y are point wise multiplied and accumulated and written to vector Z of length one using a 16-bit signed expanding fractional multiplication followed by a 32-bit accumulation. The results saturate to 0x7FFFFFFF≡Q31(1-ε) and 0x80000000≡Q31(-1).

Mathematical notation

\[ z = \sum_{n=0}^{N-1} (x_n \cdot y_n) \] with \( n = 0 \) to \( (N-1) \), while

\[ z_{rc} = \sum_{n=0}^{N-1} (x_{n,rc} \cdot y_{n,rc} - x_{n,im} \cdot y_{n,im}) \] and

\[ z_{im} = \sum_{n=0}^{N-1} (x_{n,im} \cdot y_{n,rc} + x_{n,rc} \cdot y_{n,im}) \]

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element of vector X
- pointer to vector Y as a 16-bit address value, pointing at an element of vector Y
- pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- increment step of Xi as a 16-bit signed value, *X is incremented with after each operation
- increment step of Yi as a 16-bit signed value, *Y is incremented with after each operation
- vector size N as a 16-bit unsigned value; defining the number of operations

Example for \( Xi=Yi=1; N=8 \)

Uses

- Complex FIR filtering of single cQ.31 sample (for example, on interrupt driven tasks)
- Phase controlled filtering
- Single side band controlled filtering
- Complex valued data processing
- Trajectory control

Comments

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements
- The Q.15 inputs are expected to be scaled down to result in a cumulative gain of one or avoid saturation
2.3.4 LEACMD__MACCOMPLEXCONJUGATEMATRIX (cMACMCONJsf)

Vector X and Vector Y* are point wise multiplied and accumulated and written to vector Z of length one using a 16-bit signed expanding fractional multiplication followed by a 32-bit accumulation. The results saturate to 0x7FFFFFFF≡Q31(1-ε) and 0x80000000≡Q31(-1).

Mathematical notation

\[ z = \sum_{n=0}^{N-1} (x_n \cdot y^*_n) \quad \text{with } n = 0 \text{ to } (N-1), \text{ while} \]

\[ z_{rc} = \sum_{n=0}^{N-1} (x_{n,rc} \cdot y_{n,rc} + x_{n,im} \cdot y_{n,im}) \quad \text{and} \]

\[ z_{im} = \sum_{n=0}^{N-1} (x_{n,im} \cdot y_{n,rc} - x_{n,rc} \cdot y_{n,im}) \]

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element of vector X
- pointer to vector Y as a 16-bit address value, pointing at an element of vector Y
- pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- increment step of Xi as a 16-bit signed value, *X is incremented with after each operation
- increment step of Yi as a 16-bit signed value, *Y is incremented with after each operation
- vector size N as a 16-bit unsigned value; defining the number of operations

Example for Xi= Yi=1; N=8

Uses

- Complex FIR filtering of single cQ.31 sample (for example, on interrupt driven tasks)
- Phase controlled filtering
- Single side band controlled filtering
- Complex valued data processing
- Trajectory control

Comments

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements
- The Q.15 inputs are expected to be scaled down to result in a cumulative gain of one or avoid saturation
2.4 Group 4: Basic Min/Max Vector Search on 16B Data

Table 2-4 lists the parameter structure for this group.

### Table 2-4. Group 4 Parameters: Basic Min/Max Vector Search on 16B Data

<table>
<thead>
<tr>
<th>Command</th>
<th>Input1</th>
<th>reserved1</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEACMD_MAX</td>
<td>0x104</td>
<td>IQ16</td>
<td>V,P</td>
</tr>
<tr>
<td>LEACMD_MAX_UNSIGNED</td>
<td>0x10C</td>
<td>u16</td>
<td>V,P</td>
</tr>
<tr>
<td>LEACMD_MIN</td>
<td>0x108</td>
<td>IQ16</td>
<td>V,P</td>
</tr>
<tr>
<td>LEACMD_MIN_UNSIGNED</td>
<td>0x110</td>
<td>u16</td>
<td>V,P</td>
</tr>
</tbody>
</table>

#### 2.4.1 LEACMD_MAX (rMAXs)

This command returns the value and position of the first maximum of vector X consisting of 16-bit signed numbers using incrementing order from index zero.

**Mathematical notation**

\[
z_0 = \max_{n=0}^{N-1} \left( x_n \cdot y_n \right) \quad \text{with } n = 0 \to (N-1), \text{ and}
\]

\[
z_1 = n \max_{n=0}^{N-1} z_0
\]

**Arguments**

- Pointer to vector X as a 16-bit address value, pointing at an element of vector X
- Pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- Vector size N as a 16-bit unsigned value; defining the length of vector (multiple of 2)

**Example**

**Uses**

- Search for energy or amplitude peaks in time and spectrum
- Search for formants
- General max search

**Comments**

- With all values the same then the correct value and index=0 is returned (pointing as first element)
2.4.2 LEACMD_MIN (rMINs)

This command returns the value and position of the first minimum of vector X consisting of 16-bit signed numbers using incrementing order from index zero.

Mathematical notation

\[ z_0 = \min_{n=0}^{N-1} (x_n \cdot y_n) \]  with n = 0 to (N-1), and

\[ z_1 = n \rightarrow z_0 \]

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element of vector X
- pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- vector size N as a 16-bit unsigned value; defining the length of vector {multiple of 2}

Example

*Z
0
1
2
3
4
5
6
7

X
0
1
2
3
4
5
6
7

\( X_n < \text{TMPV} ? \)

\( \text{init} = 0x7FFF \)

\( \text{init} = 0 \)

Uses

- Search for energy or amplitude notches in time and spectrum
- General min search

Comments

- With all values the same then the correct value and index=0 is returned (pointing as first element)
2.4.3 LEACMD__MAXUNSIGNED (rMAXus)

This command returns the value and position of the first maximum of vector X consisting of 16-bit unsigned numbers using incrementing order from index zero.

Mathematical notation

\[ z_0 = \max_{n=0}^{N-1} (x_n \cdot y_n) \]  with \( n = 0 \) to \( N-1 \), and

\[ z_1 = n \max \rightarrow z_0 \]

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element of vector X
- pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- vector size N as a 16-bit unsigned value; defining the length of vector \{multiple of 2\}

Example

Uses

- search for energy or amplitude peaks in time and spectrum
- search for Formants
- general max search

Comments

- with all values the same then the correct value and index=0 is returned (pointing as first element)
2.4.4 LEACMD_MINUNSIGNED (rMINus)

This command returns the value and position of the first minimum of vector X consisting of 16-bit unsigned numbers using incrementing order from index zero.

Mathematical notation

\[ z_0 = \min_{n=0}^{N-1} (x_n \cdot y_n) \]  with n = 0 to (N-1), and

\[ z_1 = n \cdot \text{min} \rightarrow z_0 \]

Arguments

pointer to vector X as a 16-bit address value, pointing at an element of vector X

pointer to vector Z as a 16-bit address value, pointing to single element vector Z

vector size N as a 16-bit unsigned value; defining the length of vector \( \{ \text{multiple of 2} \} \)

Example

![Diagram of LEACMD_MINUNSIGNED](image)

Uses

- Search for energy or amplitude notches in time and spectrum
- General min search

Comments

- With all values the same then the correct value and index=0 is returned (pointing as first element)
2.5 Group 5: Generic Min/Max Vector Search on 32B Data

Table 2-5 lists the parameter structure for this group.

<table>
<thead>
<tr>
<th>Parameter Structure</th>
<th>Parameter Structure</th>
<th>Parameter Structure</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEACMD__MAXLONGMATRIX</td>
<td>LEACMD__MAXUNSIGNEDLONGMATRIX</td>
<td>LEACMD__MINLONMATRIX</td>
</tr>
<tr>
<td>LEACMD__MINUNSIGNEDLONGMATRIX</td>
<td>LEACMD__MAXLONGMATRIX</td>
<td>LEACMD__MAXUNSIGNEDLONGMATRIX</td>
</tr>
</tbody>
</table>

### 2.5.1 LEACMD__MAXLONGMATRIX (rMAXMI)

This command returns the value and position of the first maximum of vector X consisting of 32-bit signed numbers.

**Mathematical notation**

\[
Z_0 = \max_{n=0}^{N-1} (x_n, y_n) \quad \text{with} \quad n = 0 \text{ to } (N-1), \quad \text{and} \quad \\
Z_1 = \max_{n} z_n 
\]

**Arguments**

- pointer to vector X as a 16-bit address value, pointing at an element of vector X
- pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- increment step of Xi as a 16-bit signed value, *X is incremented after each compare
- vector size N as a 16-bit unsigned value; defining the length of vector

**Example** for Xi=1; N=8

**Uses**

- Search for energy or amplitude peaks in time and spectrum
- Search for formants
- General max search

**Comments**

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements
- With all values the same then the correct value and index=0 is returned (pointing as first element)
2.5.2 LEACMD_MINLONGMATRIX (rMINMI)

This command returns the value and position of the first minimum of vector \( X \) consisting of 32-bit signed numbers.

Mathematical notation

\[
 z_0 = \min_{n=0}^{N-1} (x_n, y_n) \quad \text{with } n = 0 \text{ to } (N-1), \text{ and } \\
 z_i = n \rightarrow \min z_0
\]

Arguments

- pointer to vector \( X \) as a 16-bit address value, pointing at an element of vector \( X \)
- pointer to vector \( Z \) as a 16-bit address value, pointing to single element vector \( Z \)
- increment step of \( X_i \) as a 16-bit signed value, \( *X \) is incremented after each compare
- vector size \( N \) as a 16-bit unsigned value; defining the length of vector

Example for \( X_i = 1, N = 8 \)

Uses

- Search for energy or amplitude notches in time and spectrum
- General min search

Comments

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements
- With all values the same then the correct value and index=0 is returned (pointing as first element)
2.5.3 LEACMD__MAXUNSIGNEDLONGMATRIX (rMAXMul)

This command returns the value and position of the first maximum of vector X consisting of 16-bit unsigned numbers using incrementing order from index zero.

Mathematical notation

\[ z_0 = \max_{n=0}^{N-1} (x_n \cdot y_n) \] with \( n = 0 \) to (N-1), and

\[ z_1 = n \frac{\max z_0}{\text{max}} \]

Arguments

- Pointer to vector X as a 16-bit address value, pointing at an element of vector X
- Pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- Increment step of Xi as a 16-bit signed value, *X is incremented after each compare
- Vector size N as a 16-bit unsigned value; defining the length of vector

Example for \( Xi = 1, N = 8 \)

Uses

- Search for energy or amplitude peaks in time and spectrum
- Search for formants
- General max search

Comments

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements
- With all values the same then the correct value and index=0 is returned (pointing as first element)
2.5.4 LEACMD_MINUNSIGNEDLONGMATRIX (rMINMul)

This command returns the value and position of the first minimum of vector X consisting of 32-bit unsigned numbers.

Mathematical notation

\[ z_0 = \min_{n=0}^{N-1} (x_n \cdot y_n) \]  

with \( n = 0 \) to \( (N-1) \), and

\[ z_i = n \rightarrow z_0 \]

Arguments

- Pointer to vector X as a 16-bit address value, pointing at an element of vector X
- Pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- Increment step of Xi as a 16-bit signed value, *X is incremented after each compare
- Vector size N as a 16-bit unsigned value; defining the length of vector

Example for \( Xi=1 \); \( N=8 \)

Uses

- Search for energy or amplitude notches in time and spectrum
- General min search

Comments

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements
- With all values the same then the correct value and index=0 is returned (pointing as first element)
2.6 Group 6: Basic Min/Max Vector Search on Dual 16B Data

Table 2-6 lists the parameter structure for this group.

<table>
<thead>
<tr>
<th>LEACMD</th>
<th>Max/Min Matrix Type</th>
<th>LEACMD</th>
<th>0x44</th>
<th>Q16</th>
<th>u16</th>
<th>16</th>
<th>V&lt;sub&gt;in&lt;/sub&gt;</th>
<th>V&lt;sub&gt;in&lt;/sub&gt; Offset</th>
<th>0x00</th>
<th>D&lt;sub&gt;out&lt;/sub&gt;</th>
<th>D&lt;sub&gt;out&lt;/sub&gt; Offset</th>
<th>0x00</th>
<th>Reserved1</th>
<th>Reserved2</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEACMD</td>
<td>MAXMATRIX</td>
<td>LEACMD</td>
<td>0xE8</td>
<td>u16</td>
<td>u16</td>
<td>s16</td>
<td>V&lt;sub&gt;in&lt;/sub&gt;</td>
<td>V&lt;sub&gt;in&lt;/sub&gt; Offset</td>
<td>0x00</td>
<td>D&lt;sub&gt;out&lt;/sub&gt;</td>
<td>D&lt;sub&gt;out&lt;/sub&gt; Offset</td>
<td>0x00</td>
<td>Reserved1</td>
<td>Reserved2</td>
</tr>
<tr>
<td>LEACMD</td>
<td>MINMATRIX</td>
<td>LEACMD</td>
<td>0x48</td>
<td>Q16</td>
<td>u16</td>
<td>16</td>
<td>V&lt;sub&gt;in&lt;/sub&gt;</td>
<td>V&lt;sub&gt;in&lt;/sub&gt; Offset</td>
<td>0x00</td>
<td>D&lt;sub&gt;out&lt;/sub&gt;</td>
<td>D&lt;sub&gt;out&lt;/sub&gt; Offset</td>
<td>0x00</td>
<td>Reserved1</td>
<td>Reserved2</td>
</tr>
<tr>
<td>LEACMD</td>
<td>MINUNSIGNEDMATRIX</td>
<td>LEACMD</td>
<td>0xEC</td>
<td>u16</td>
<td>u16</td>
<td>s16</td>
<td>V&lt;sub&gt;in&lt;/sub&gt;</td>
<td>V&lt;sub&gt;in&lt;/sub&gt; Offset</td>
<td>0x00</td>
<td>D&lt;sub&gt;out&lt;/sub&gt;</td>
<td>D&lt;sub&gt;out&lt;/sub&gt; Offset</td>
<td>0x00</td>
<td>Reserved1</td>
<td>Reserved2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Description</th>
<th>Formula</th>
</tr>
</thead>
<tbody>
<tr>
<td>z&lt;sub&gt;0&lt;/sub&gt; = max{&lt;sup&gt;n&lt;/sup&gt;x&lt;sub&gt;0&lt;/sub&gt;, ..., &lt;sup&gt;n&lt;/sup&gt;x&lt;sub&gt;n-1&lt;/sub&gt;};</td>
<td></td>
</tr>
<tr>
<td>z&lt;sub&gt;1&lt;/sub&gt; = max{&lt;sup&gt;n&lt;/sup&gt;x&lt;sub&gt;0&lt;/sub&gt;, ..., &lt;sup&gt;n&lt;/sup&gt;x&lt;sub&gt;n-1&lt;/sub&gt;};</td>
<td></td>
</tr>
<tr>
<td>z&lt;sub&gt;2&lt;/sub&gt; = n → &lt;sup&gt;n&lt;/sup&gt;y&lt;sub&gt;0&lt;/sub&gt;;</td>
<td></td>
</tr>
<tr>
<td>z&lt;sub&gt;3&lt;/sub&gt; = n → &lt;sup&gt;n&lt;/sup&gt;y&lt;sub&gt;0&lt;/sub&gt;;</td>
<td></td>
</tr>
<tr>
<td>n=0,2,4,..,n-2</td>
<td></td>
</tr>
<tr>
<td>n=1,3,5,..,n-1</td>
<td></td>
</tr>
</tbody>
</table>
2.6.1 LEACMD\_MAXMATRIX (rMAXMs)

This command returns the values and positions of the first maxima of vector X consisting of 16-bit signed numbers. X consists of two subvectors with even and odd indexed elements.

Mathematical notation

\[
\begin{align*}
    z_0 &= \max_{n=0}^{N-2} (x_n \cdot y_n^*) \\
    z_2 &= n \max z_0 \\
    z_1 &= \max_{n=1}^{N-1} (x_n \cdot y_n^*) \\
    z_3 &= n \max z_1
\end{align*}
\]

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element pair of vector X
- pointer to vector Z as a 16-bit address value, pointing to vector Z
- increment step of Xi as a 16-bit signed value, *X is incremented (pairs)
- vector size N as a 16-bit unsigned value; defining the length of vector (multiple of 2)

Example for \(X_i=1\); \(N=16\)

Uses

- Search for energy or amplitude peaks in time and spectrum
- General max search on dual vectors
- General max search on SIMD vectors

Comments

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements
- With all values the same then the correct value and index=0 is returned (pointing as first element pair)
2.6.2 LEACMD__MINMATRIX (rMINMs)

This command returns the values and positions of the first minima of vector X consisting of 16-bit signed numbers. X consists of two sub vector with even and odd indexed elements.

Mathematical notation

$$z_0 = \min_{n=0}^{N-2} (x_n \cdot y_n^*)$$

with \(n = 0, 2, 6, \ldots (N-2)\), and

$$z_2 = n \min \rightarrow z_0$$

$$z_1 = \min_{n=1}^{N-1} (x_n \cdot y_n^*)$$

with \(n = 1, 3, 5, \ldots (N-1)\), and

$$z_3 = n \min \rightarrow z_1$$

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element of vector X
- pointer to vector Z as a 16-bit address value, pointing to single element vector Z
- increment step of Xi as a 16-bit signed value, *X is incremented (pairs)
- vector size N as a 16-bit unsigned value; defining the length of vector {multiple of 2}

Example for Xi=1; N=16

![Diagram](image)

Uses

- Search for energy or amplitude notches in time and spectrum
- General min search on dual vectors
- General min search on SIMD vectors

Comments

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements
- With all values the same then the correct value and index=0 is returned (pointing as first element pair)
2.6.3 LEACMD__MAXUNSIGNEDMATRIX (rMAXMus)

This command returns the value and position of the first maximum of vector X consisting of 16-bit unsigned numbers using incrementing order from index zero.

Mathematical notation

\[ z_0 = \max_{n=0}^{N-2} (x_n \cdot y_n^*) \quad \text{with } n = 0, 2, 6 \text{ to } (N-2), \text{ and} \]

\[ z_2 = n \rightarrow z_0 \]

\[ z_1 = \max_{n=1}^{N-1} (x_n \cdot y_n^*) \quad \text{with } n = 1, 3, 5 \text{ to } (N-1), \text{ and} \]

\[ z_3 = n \rightarrow z_1 \]

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element of vector X
- pointer to vector Z as a 16-bit address value, pointing to vector Z
- increment step of Xi as a 16-bit signed value, *X is incremented (pairs)
- vector size N as a 16-bit unsigned value; defining the length of vector (multiple of 2)

Example for Xi=1; N=16

Uses

- Search for energy or amplitude peaks in time and spectrum
- General max search on dual vectors
- General max search on SIMD vectors

Comments

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements
- With all values the same then the correct value and index=0 is returned (pointing as first element pair)
2.6.4 LEACMD__MINUNSIGNEDMATRIX (rMINMus)

This command returns the value and position of the first minimum of vector X consisting of 16-bit unsigned numbers. X consists of two sub vector with even and odd indexed elements.

Mathematical notation

\[
\begin{align*}
    z_0 &= \min_{n=0}^{N-2} (x_n \cdot y_n^*) \\
    z_2 &= n \min_{\min} z_0 \\
    z_1 &= \min_{n=1}^{N-1} (x_n \cdot y_n^*) \\
    z_3 &= n \min_{\min} z_1
\end{align*}
\]

Arguments

pointer to vector X as a 16-bit address value, pointing at an element of vector X
pointer to vector Z as a 16-bit address value, pointing to single element vector Z
increment step of Xi as a 16-bit signed value, *X is incremented (pairs)
vector size N as a 16-bit unsigned value; defining the length of vector \{multiple of 2\}

Example for Xi = 1, N = 16

Uses

- Search for energy or amplitude notches in time and spectrum
- General min search on dual vectors
- General min search on SIMD vectors

Comments

- Alternative to an incrementing index order of operations a decrementing order is possible; then starting with pointers pointing to last elements
- With all values the same then the correct value and index=0 is returned (pointing as first element pair)
### 2.7 Group 7: Block FIR, Correlation, Convolution Functions

Table 2-7 lists the parameter structure for this group.

**Table 2-7. Group 7 Parameters: Block FIR, Correlation, Convolution Functions**

<table>
<thead>
<tr>
<th>LEACMD__FIR</th>
<th>0x18</th>
<th>Q.15</th>
<th>u16</th>
<th>Q.15</th>
<th>u16</th>
<th>u16</th>
<th>rsed.</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEACMD__FIRLONG</td>
<td>0xC8</td>
<td>Q.31</td>
<td>u16</td>
<td>Q.31</td>
<td>u16</td>
<td>u16</td>
<td>rsed.</td>
</tr>
<tr>
<td>LEACMD__FIRCOMPLEX</td>
<td>0xE0</td>
<td>cQ.15</td>
<td>u16</td>
<td>cQ.15</td>
<td>u16</td>
<td>u16</td>
<td>rsed.</td>
</tr>
<tr>
<td>LEACMD__FIRCOMPLEXLONG</td>
<td>0x124</td>
<td>cQ.31</td>
<td>u16</td>
<td>cQ.31</td>
<td>u16</td>
<td>u16</td>
<td>rsed.</td>
</tr>
<tr>
<td>LEACMD__SCALEDFIR</td>
<td>0x13C</td>
<td>Q.15</td>
<td>u16</td>
<td>Q.15</td>
<td>u16</td>
<td>u16</td>
<td>Q.15</td>
</tr>
</tbody>
</table>

\[ z_n = \sum_{k=0}^{K-1} (h_k \times x_{n+k-1}) \]  

\( n=0..N-1 \) (for mask=0xff)  

... \( \times SF \) on SCALEDIFIR
2.7.1 LEACMD__FIR (rFIRsf)

Vector X and vector H are convolved to vector Z using 16 bit fractional multiplications followed by a 32-bit accumulation. The results are stored as 16-bit numbers.

Mathematical notation

\[ z_n = \sum_{k=0}^{K-1} (h_k \cdot x_{K-k+n-1}) \]  
with \( n = 0 \) to \( (N-1) \) and \( k = 0 \) to \( (K-1) \)

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element pair of vector X
- pointer to vector H as a 16-bit address value, pointing at an element pair of vector H
- pointer to vector Z as a 16-bit address value, pointing at an element pair of vector Z
- Length K as a 16-bit unsigned value; defining the length/width of the convolution (multiple of 2)
- vector size N as a 16-bit unsigned value; defining the length of vector (multiple of 2)
- address mask as a 16-bit pattern used for circular address generation for vector X

Example for \( K = 8, N = 6, \) mask = 0xFFFF

```

\[ \begin{align*}
X_{13} & \quad X_{12} \\
X_{-3} & \quad X_{-4} \\
X_{-1} & \quad X_{-2} \\
\end{align*} \]
\[ \begin{align*}
H_{6} & \\
\end{align*} \]

```

Uses

- Real valued convolution of 16-bit vectors
- Real valued correlation of 16-bit vectors (if vector H is pointwise reversed)
- Real valued FIR filtering of Q.15 vectors or streams

Comments

- From vector X elements with index K+N are used for the result calculation
- The input vector X supports circular addressing to support samples streams
- The output values are truncated to 16-bits (use proper coefficients to avoid numeric misrepresentation)

Special application case for FIR (finite impulse response) filter

A convolution is one method to implement an FIR filter; Here the arguments are used as follows.

Arguments

- pointer to vector X as a 16-bit address value, pointing to element pair of oldest sample.
- pointer to vector H as a 16-bit address value, pointing to start of transfer function H
- pointer to vector Z as a 16-bit address value, pointing to start of next output sample pair Z
- Length K as a 16-bit unsigned value; count of filter TAPs (multiple of 2)
vector size $N$ as a 16-bit unsigned value; defining the number of output pairs to calculate
address mask as a 16-bit pattern used for circular address generation for vector $X$

**Example** for $K = 8$, $N = 6$, mask = 0xFFFF

```plaintext
+---+---+---+---+---+---+---+---+
|   |   |   |   |   |   |   |   |
|   |   |   |   |   |   |   |   |
|   |   |   |   |   |   |   |   |
|   |   |   |   |   |   |   |   |
|   |   |   |   |   |   |   |   |
```

Circular addressing feature of the input buffer

Specific values of argument $mask$ cause the address generator for input vector $X$ to generate circular addresses. If the lower three bits are set to “one” then only the lower three bits count normally the upper address bits remain static. At the end of a block of eight an address wrap to the base address occurs. The base address of such a circular buffer must be aligned to an address boundary with a modulo-value of zero: $\text{mod}(\text{address}, \text{blocksize}) = \text{zero}$. When the circular buffers are used then the input data provision is also done in a circular addressed manner.

<table>
<thead>
<tr>
<th>aligned base address</th>
<th>input buffer</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000111</td>
<td>00000111</td>
</tr>
<tr>
<td>0001000</td>
<td>00000111</td>
</tr>
<tr>
<td>0001001</td>
<td>00000111</td>
</tr>
<tr>
<td>0001010</td>
<td>00000111</td>
</tr>
<tr>
<td>0001011</td>
<td>00000111</td>
</tr>
<tr>
<td>0001100</td>
<td>00000111</td>
</tr>
<tr>
<td>0001101</td>
<td>00000111</td>
</tr>
<tr>
<td>0001110</td>
<td>00000111</td>
</tr>
<tr>
<td>0001111</td>
<td>00000111</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>mask value</th>
<th>suitable for... values</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x07 (00000111)</td>
<td>16 Q.15 values</td>
</tr>
<tr>
<td>0x0F (00001111)</td>
<td>32 Q.15 values</td>
</tr>
<tr>
<td>0x1F (00111111)</td>
<td>64 Q.15 values</td>
</tr>
<tr>
<td>0x3F (00111111)</td>
<td>128 Q.15 values</td>
</tr>
<tr>
<td>0x7F (01111111)</td>
<td>256 Q.15 values</td>
</tr>
<tr>
<td>0xFF (11111111)</td>
<td>512 Q.15 values</td>
</tr>
</tbody>
</table>
2.7.2 LEACMD__FIRLONG (rFIRlf)

Vector X and vector H are convolved to vector Z using 32 bit fractional multiplications followed by a 32-bit accumulation. The results are stored as 32-bit numbers.

Mathematical notation

\[ z_n = \sum_{k=0}^{K-1} (h_k \cdot x_{K-k+n-1}) \quad \text{with } n = 0 \text{ to } (N-1) \text{ and } k = 0 \text{ to } (K-1) \]

Arguments

- Pointer to vector X as a 16-bit address value, pointing at an element of vector X
- Pointer to vector H as a 16-bit address value, pointing at an element of vector H
- Pointer to vector Z as a 16-bit address value, pointing at an element of vector Z
- Length K as a 16-bit unsigned value, defining the length/width of the convolution
- Vector size N as a 16-bit unsigned value, defining the length of vector
- Address mask as a 16-bit pattern used for circular address generation for vector X

Example for \( K = 4, N = 3, \) mask = 0xFFFF

```
X 6
X -2
X -1
Q.31
Q.31
X
* X
H
* H
Z
* Z
031
031
+=1
(next)
--%K
X 2
X 3
element
1st
2nd 
3rd  
Nth ...
```

Uses

- Real valued convolution of 32-bit vectors
- Real valued correlation of 32-bit vectors (if vector H is point wide reversed)
- Real valued FIR filtering of Q.31 vectors/streams

Comments

- From vector X elements with index \( K+N-1 \) are used for the result calculation
- The input vector X supports circular addressing to support samples streams
- The output values are truncated to 31 bits (use proper coefficients to avoid numeric misrepresentation)

Special application case for FIR (finite impulse response) filter

A convolution is one method to implement an FIR filter, Here the arguments are used as follows.

Arguments

- Pointer to vector X as a 16-bit address value, pointing to element of oldest sample.
- Pointer to vector H as a 16-bit address value, pointing to start of transfer function H
- Pointer to vector Z as a 16-bit address value, pointing to start of next output sample Z
- Length K as a 16-bit unsigned value, count of filter TAPs
vector size \( N \) as a 16-bit unsigned value, defining the number of output pairs to calculate
address mask as a 16-bit patter used for circular address generation for vector \( X \)

**Example** for \( K = 8, \ N = 6, \) mask = \( 0xFFFF \)

![Circular addressing feature of the input buffer](image)

Specific values of argument *mask* cause the address generator for input vector *X* to generate circular addresses. If the lower three bits are set to "one" then only the lower three bits count normally the upper address bits remain static. At the end of a block of eight an address wrap to the base address occurs. The base address of such a circular buffer must be aligned to an address boundary with a modulo-value of zero. \( \text{mod}(\text{address, blocksize}) = \text{zero} \). When the circular buffers are used then the input data provision is also done in a circular addressed manner.

<table>
<thead>
<tr>
<th>mask value</th>
<th>suitable for… values</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x07 (00000111)</td>
<td>eight Q.31 values</td>
</tr>
<tr>
<td>0x0F (00001111)</td>
<td>16 Q.31 values</td>
</tr>
<tr>
<td>0x1F (00011111)</td>
<td>32 Q.31 values</td>
</tr>
<tr>
<td>0x3F (00111111)</td>
<td>64 Q.31 values</td>
</tr>
<tr>
<td>0x7F (01111111)</td>
<td>128 Q.31 values</td>
</tr>
<tr>
<td>0xFF (11111111)</td>
<td>256 Q.31 values</td>
</tr>
</tbody>
</table>
2.7.3 LEACMD__FIRCOMPLEX (cFIRsf)

Complex valued vectors \( X \) and \( H \) are convolved to complex valued vector \( Z \) using 16 bit complex fractional multiplications followed by a 32-bit accumulation. The results are stored as 16-bit complex numbers.

Mathematical notation

\[
Z_n = \sum_{k=0}^{K-1} (h_k \cdot x_{K+k+n-1}) \quad \text{with } n = 0 \text{ to } (N-1) \text{ and } k=0 \text{ to } (K-1), \text{ while}
\]

\[
Z_{n,re} = \sum_{k=0}^{K-1} (h_{k,re} \cdot x_{K+k+n-1,re} - h_{k,im} \cdot x_{K+k+n-1,im}) \quad \text{and}
\]

\[
Z_{n,im} = \sum_{k=0}^{K-1} (h_{k,im} \cdot x_{K+k+n-1,re} + h_{k,re} \cdot x_{K+k+n-1,im})
\]

Arguments

- pointer to vector \( X \) as a 16-bit address value, pointing at an element of vector \( X \)
- pointer to vector \( H \) as a 16-bit address value, pointing at an element of vector \( H \)
- pointer to vector \( Z \) as a 16-bit address value, pointing at an element of vector \( Z \)
- Length \( K \) as a 16-bit unsigned value, defining the length/width of the convolution
- vector size \( N \) as a 16-bit unsigned value, defining the length of vector
- address mask as a 16-bit pattern used for circular address generation for vector \( X \)

Example for \( K = 4, N = 3, \text{mask} = 0xFFFF \)

![Diagram showing convolution process](image)

Uses

- Complex valued convolution of 16-bit vectors
- Complex valued correlation of 16-bit vectors (if vector \( H \) is point wide reversed)
- Complex valued FIR filtering of \( cQ.15 \) vectors/streams (phased controlled)
- Single side-band controlled filtering of \( cQ.15 \) vectors

Comments

- From vector \( X \) elements with index \( K+N-1 \) are used for the result calculation
- The input vector \( X \) supports circular addressing to support samples streams
- The output values are truncated to 16-bits (use proper coefficients to avoid numeric misrepresentation)
Special application case for FIR (finite impulse response) filter

A convolution is one method to implement an FIR filter. Here the arguments are used as follows.

**Arguments**

pointer to vector X as a 16-bit address value, pointing to element of oldest sample.

pointer to vector H as a 16-bit address value, pointing to start of transfer function H

pointer to vector Z as a 16-bit address value, pointing to start of next output sample Z

Length K as a 16-bit unsigned value, count of filter TAPs

vector size N as a 16-bit unsigned value, defining the number of output pairs to calculate

address mask as a 16-bit pattern used for circular address generation for vector X

**Example** for K = 8, N = 6, mask = 0xFFFF

![Circular addressing feature of the input buffer diagram](image)

Specific values of argument *mask* cause the address generator for input vector *X* to generate circular addresses. If the lower three bits are set to “one” then only the lower three bits count normally the upper address bits remain static. At the end of a block of eight an address wrap to the base address occurs. The base address of such a circular buffer must be aligned to an address boundary with a modulo-value of zero: \( \text{mod(address, blocksize)} = \text{zero} \). When the circular buffers are used then the input data provision is also done in a circular addressed manner.

<table>
<thead>
<tr>
<th>mask value</th>
<th>suitable for... values</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x07 (000000111)</td>
<td>eight complex Q.15 values</td>
</tr>
<tr>
<td>0x0f (000011111)</td>
<td>16 complex Q.15 values</td>
</tr>
<tr>
<td>0x1F (000111111)</td>
<td>32 complex Q.15 values</td>
</tr>
<tr>
<td>0x3F (001111111)</td>
<td>64 complex Q.15 values</td>
</tr>
<tr>
<td>0x7F (011111111)</td>
<td>128 complex Q.15 values</td>
</tr>
<tr>
<td>0xFF (111111111)</td>
<td>256 complex Q.15 values</td>
</tr>
</tbody>
</table>
2.7.4 LEACMD__FIRCOMPLEXLONG (cFIRf)

Complex values vectors X and H are convolved to complex valued vector Z using 32-bit complex fractional multiplications followed by a 32-bit accumulation. The results are stored as 32-bit complex numbers.

Mathematical notation

\[
Z_n = \sum_{k=0}^{K-1} (h_k \cdot x_{K-k+n-1}) \quad \text{with } n = 0 \text{ to } (N-1) \text{ and } k=0 \text{ to } (K-1), \text{ while}
\]

\[
Z_{n,re} = \sum_{k=0}^{K-1} (h_{k,re} \cdot x_{K-k+n-1,re} - h_{k,im} \cdot x_{K-k+n-1,im}) \quad \text{and}
\]

\[
Z_{n,im} = \sum_{k=0}^{K-1} (h_{k,im} \cdot x_{K-k+n-1,im} + h_{k,re} \cdot x_{K-k+n-1,re})
\]

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element of vector X
- pointer to vector H as a 16-bit address value, pointing at an element of vector H
- pointer to vector Z as a 16-bit address value, pointing at an element of vector Z
- length K as a 16-bit unsigned value, defining the length/width of the convolution
- vector size N as a 16-bit unsigned value, defining the length of vector
- address mask as a 16-bit pattern used for circular address generation for vector X

Example for K = 3, N = 2, mask = 0xFFFF

![Diagram showing convolution process]

Uses

- Complex valued convolution of 32-bit vectors
- Complex valued correlation of 32-bit vectors (if vector H is point wide reversed)
- Complex valued FIR filtering of cQ.31 vectors/streams (phased controlled)
- Single side-band controlled filtering of cQ.31 vectors

Comments

- From vector X elements with index K+N-1 are used for the result calculation
- The input vector X supports circular addressing to support samples streams
- The output values are truncated to 16-bits (use proper coefficients to avoid numeric misrepresentation)
Special application case for FIR (finite impulse response) filter

A convolution is one method to implement an FIR filter, Here the arguments are used as follows.

**Arguments**

pointer to vector X as a 16-bit address value, pointing to element of oldest sample.

pointer to vector H as a 16-bit address value, pointing to start of transfer function H

pointer to vector Z as a 16-bit address value, pointing to start of next output sample Z

Length K as a 16-bit unsigned value, count of filter TAPs

vector size N as a 16-bit unsigned value, defining the number of output pairs to calculate

address mask as a 16-bit patter used for circular address generation for vector X

**Example** for K = 8, N = 6, mask = 0xFFFF

---

Circular addressing feature of the input buffer

Specific values of argument *mask* cause the address generator for input vector *X* to generate circular addresses. If the lower three bits are set to “one” then only the lower three bits count normally the upper address bits remain static. At the end of a block of eight an address wrap to the base address occurs. The base address of such a circular buffer must be aligned to an address boundary with a modulo-value of zero: $\text{mod(address, blocksize)} = \text{zero}$. When the circular buffers are used then the input data provision is also done in a circular addressed manner.

- **address mask**: 00001111 (for 32 bit words)
- **mask value** suitable for... values
  - 0x07 (00000111): four complex Q.31 values
  - 0x0f (00001111): eight complex Q.31 values
  - 0x1F (00011111): 16 complex Q.31 values
  - 0x3F (00111111): 32 complex Q.31 values
  - 0x7F (01111111): 64 complex Q.31 values
  - 0xFF (11111111): 128 complex Q.31 values
2.7.5 LEACMD__SCALEDFIR (sFIRsf)

Vector X and vector H are convolved to vector Z using using 16 bit fractional multiplications followed by a 32-bit accumulation. The results are stored as 16-bit numbers.

Mathematical notation

\[ z_n = \left(\sum_{k=0}^{K-1} (h_k \cdot x_{K-k-1})\right) \cdot SF \]

with \( n = 0 \) to \( (N-1) \) and \( k = 0 \) to \( (K-1) \) and \( Z_n \) stored as IQ16.15 (in 32B/Q.31 container)

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element pair of vector X
- pointer to vector H as a 16-bit address value, pointing at an element pair of vector H
- pointer to vector Z as a 16-bit address value, pointing at an element pair of vector Z
- Length K as a 16-bit unsigned value, defining the length/width of the convolution (multiple of 2)
- scale factor SF as a 16-bit signed Q.15 value to scale down the final results
- vector size N as a 16-bit unsigned value, defining the length of vector (multiple of 2)
- address mask as a 16-bit pattern used for circular address generation for vector X

Example for \( K = 8, N = 6, \text{mask} = 0xFFFF \)

Uses

- Real valued convolution of 16-bit vectors
- Real valued correlation of 16-bit vectors (if vector H is point wide reversed)
- Real valued FIR filtering of Q.15 vectors/streams

Comments

- From vector X elements with index K+N are used for the result calculation
- The input vector X supports circular addressing to support samples streams
- The output values are truncated to 16-bits (use proper coefficients to avoid numeric misrepresentation)

Comparison with nonscaled version (LEACMD_FIR)

On FIR: In high TAP count FIRs the individual coefficients turn out to be really small. Quantizing the coefficients result into a numeric significance of below 8 bits for some filter characteristics. Here scaling is applied. The SCALEDFIR command has enough mathematical headroom to prevent saturation.

On Correlation and Convolution: To obtain a high resolution on ADCs, the signal is amplified to leave only a small amplitude margin. Those signals are often left aligned (LSBs are padded with zeros). This allows algorithms that are independent from the ADC conversion width. Using the SCALEDFIR allows to maintain high numeric significance while avoiding saturation.
2.8 Group 8: Taylor McLaurin Functions on Pointwise Vectors or Matrices

Table 2-8 lists the parameter structure for this group.

<table>
<thead>
<tr>
<th>Table 2-8. Group 8 Parameters: Taylor McLaurin Functions on Pointwise Vectors or Matrices</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>LEASCCMD POLYNOMIAL</td>
</tr>
<tr>
<td>LEASCCMD POLYNOMIALONG</td>
</tr>
</tbody>
</table>

\[ z_n = SF \sum_{m=0}^{M-1} (C_m \times x_n^m) \]
2.8.1 LEACMD__POLYNOMIAL (rPOLYsf)

Polynomials results of vector X and Vector C are written to vector Z using a 16-bit signed fractional multiplication of powers of X and pointwise values of C followed by a 32-bit accumulation and a scaling multiplication.

**Mathematical notation**

\[ z_n = \left( \sum_{m=0}^{M-1} C_m \cdot x_n^m \right) \cdot SF \quad \text{with } n = 0 \text{ to } (N-1) \text{ and } m = 0 \text{ to } (M-1), \text{ likewise} \]

\[ z_n = \left( c_0 + c_1 \cdot x_n + c_2 \cdot x_n^2 + c_3 \cdot x_n^3 + c_4 \cdot x_n^4 \ldots \right) \cdot SF \quad \text{with } n = 0 \text{ to } (N-1) \]

**Arguments**

- Pointer to vector X as a 16-bit address value, pointing at an element of vector X
- Pointer to vector C as a 16-bit address value, pointing to the element pair of vector C with the highest indices (this vector is reverse ordered)
- Pointer to vector Z as a 16-bit address value, pointing at an element of vector Z
- Order M as a 16-bit unsigned value, defining the maximum order of the powers (multiple of two)
- Vector size N as a 16-bit unsigned value, defining the length of vector (multiple of two)
- Scaling factor SF as a 32-bit signed value used for post scaling in IQ16.15 format

**Example** for M = 8, N = 16

**Uses**

- Mathematical functions based on Taylor/McLaurin series
- Approximation of nonlinear function using polynomial coefficient fitting methods
- Sensor linearization

**Comments**

- Some real applications problems require transposition and scaling of the polynomial coefficients to stay within its convergence range
- Coefficient sets for some common functions are provide within the LEA coefficient ROM

**Note:** Pad the highest-order coefficient with zeros if the polynomial must be of odd order.
2.8.2 LEACMD__POLYNOMIALLONG (rPOLYlf)

Polynomial results of vector X and vector C are written to vector Z using a 32-bit signed fractional multiplication of powers of X and pointwise values of C followed by a 32-bit accumulation and a scaling multiplication.

Mathematical notation

\[ z_n = \left( \sum_{m=0}^{M-1} (C_m \cdot x_n^m) \right) \cdot SF \]  
with \( n = 0 \) to \( (N-1) \) and \( m=0 \) to \( (M-1) \), likewise

\[ z_n = (c_0 + c_1 \cdot x_n + c_2 \cdot x_n^2 + c_3 \cdot x_n^3 + c_4 \cdot x_n^4 \ldots) \cdot SF \]  
with \( n = 0 \) to \( (N-1) \)

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element of vector X
- pointer to vector C as a 16-bit address value, pointing to the element of vector C with highest index (this vector is reverse ordered)
- pointer to vector Z as a 16-bit address value, pointing at an element of vector Z
- Order M as a 16-bit unsigned value, defining the maximum order of the powers
- vector size N as a 16-bit unsigned value, defining the length of vector
- scaling factor SF as a 32-bit signed value used for post scaling

Example for \( M = 4, N = 8 \)

```
Q.31
C
*C
Z
031
C3
C2
C1
m--
purple: indicating start index
blue: tributaries for first result

031
X1
X2
X3
X4
X5
X6
X7
Z[3]
Z[4]
Z[5]
Z[6]
Z[7]
Q.31
```

Uses

- Mathematical functions based on Taylor/McLaurin series
- Approximation of nonlinear function using polynomial coefficient fitting methods
- Sensor linearization

Comments

- Some real applications problems require transposition and scaling of the polynomial coefficients to stay within its convergence range
- Coefficient sets for some common functions are provide within the LEA coefficient ROM
2.9 Group 9: Fast Fourier Transforms and Inverses

Table 2-9 lists the parameter structure for this group.

<table>
<thead>
<tr>
<th>Command</th>
<th>Input1</th>
<th>reserved</th>
<th>vectorSize</th>
<th>log2Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEACMD_FFTCOMPLEXAUTOSCALING</td>
<td>0xC0</td>
<td>cQ.15</td>
<td>u16</td>
<td>u16</td>
</tr>
<tr>
<td>LEACMD_FFTCOMPLEXFIXEDSCALING</td>
<td>0x10</td>
<td>cQ.15</td>
<td>u16</td>
<td>u16</td>
</tr>
<tr>
<td>LEACMD_FFTCOMPLEXLONG</td>
<td>0x9C</td>
<td>cQ.31</td>
<td>u16</td>
<td>u16</td>
</tr>
</tbody>
</table>

$V_{in} = 8X$

$X = FFT(x_0, \ldots, x_{N-1})$ with...

bit reverse sorted input on AUTOSCALING

SF=> REGsat
2.9.1 LEACMD__FFTCOMPLEXAUTOSCALING (cFFTsf_as)

Complex vector X is transformed from time domain into frequency domain by performing a decimate-in-time (DIT) Cooley-Tukey Fast-Fourier-Transform operation (FFT). This command is used for real valued and complex valued FFTs. The input values are expected to be Q.15 number pairs in bit-reversed order. The output values are in straight order with signed index. This command performs an “In-Place” operation (output values are stored back to the location of the input values). This command performs automatic scaling to maintain the highest accuracy possible with the given numeric input. The number of required scaling steps is returned in the LEASCPMDST register. The vector X must be address aligned to an address boundary with a modulo-value of zero: \( mod(address, \ blocksize) = zero \).

Use LEASCCMD_BITREVERSECOMPLEX commands for input value shuffling if values are in time linear order.

Arguments for complex-valued FFT

pointer to vector X as a 16-bit address value, pointing to first location of aligned vector X

half size N/2 a 16 bit unsigned value, defining half number of complex points (for cFFT16 set to 8, for cFFT128 set to 64, and so on)

log size lb(N) a 16 bit unsigned number, defining the number of Butterfly-Operation slices (for cFFT16 set to 4, for cFFT128 set to 7, and so on)

Example for cFFT8

Arguments for real-valued FFT (requires post operation to split real values)

pointer to vector X as a 16-bit address value, pointing to first location of aligned vector X

half size N/2 a 16 bit unsigned value, defining half number of complex points likewise a quarter od real points (for rFFT32 set to 8, for rFFT256 set to 64, and so on)

log size lb(N) a 16 bit unsigned number, defining the number of Butterfly-Operation slices (for rFFT32 set to 4, for rFFT256 set to 7, and so on)

Example for rFFT16

Comments
• An inverse-FFT (iFFT) operation is achieved by feeding the complex spectrum into a FFT. The result is a signal in the time domain running backward in time.
2.9.2 LEACMD__FFTCOMPLEXFIXSCALING (cFFTsf_fs)

Complex vector X is transformed from time domain into frequency domain by performing a decimate-in-time (DIT) Cooley-Tukey Fast-Fourier-Transform (FFT) operation. This command is used for real valued and complex valued FFTs. The input values are expected to be Q.15 number pairs in bit reversed order. The output values are in straight order with signed index. This command performs an “In-Place” operation (output values are stored back to the location of the input values). This Command performs fix scaling to provide result that are independent of the numeric input. The vector X must be address aligned to an address boundary with a modulo-value of zero: \[ \text{mod(address, blocksize)} = \text{zero}. \]

Use LEASCCMD_BITREVERSECOMPLEX commands for input value shuffling if values are in time linear order.

**Arguments for complex-valued FFT**

- Pointer to vector X as a 16-bit address value, pointing to first location of aligned vector X
- Half size N/2 a 16-bit unsigned value, defining half number of complex points (for cFFT16 set to 8, for cFFT128 set to 64, and so on)
- Log size lb(N) a 16-bit unsigned number, defining the number of Butterfly-Operation slices (for cFFT32 set to 4, for cFFT128 set to 7, and so on)

**Example** for cFFT8

**Arguments for real-valued FFT** (requires post operation to split real values)

- Pointer to vector X as a 16-bit address value, pointing to first location of aligned vector X
- Half size N/2 a 16-bit unsigned value, defining half number of complex points likewise a quarter od real points (for rFFT32 set to 8, for rFFT256 set to 64, and so on)
- Log size lb(N) a 16-bit unsigned number, defining the number of Butterfly-Operation slices (for rFFT32 set to 4, for rFFT256 set to 7, and so on)

**Example** for rFFT16

**Comments**

- An inverse-FFT (IFFT) operation is achieved by feeding the complex spectrum into a FFT. The result is a signal in time-domain running backwards in time.
2.9.3 LEACMD__FFTCOMPLEXLONG (cFFTlf)

Complex vector X is transformed from time domain into frequency domain by performing a decimate-in-time (DIT) Cooley-Tukey Fast-Fourier-Transform operation (FFT). This command is used for real valued and complex valued FFTs. The input values are expected to be Q.31 number pairs in bit reversed order. The output values are in straight order with signed index. This command performs an “In-Place” operation (output values are stored back to the location of the input values). This Command performs no scaling. A 16pt cFFT therefore has a numeric gain of 16 (scale down the input accordingly). The vector X must be address aligned to an address boundary with a modulo-value of zero: \( \text{mod(address, blocksize)} = \text{zero} \).

Use LEASCCMD_BITREVERSECOMPLEX commands for input value shuffling if values are in time linear order.

**Arguments for complex-valued FFT**

- **pointer to vector X** as a 16-bit address value, pointing to first location of aligned vector X
- **half size N/2** a 16-bit unsigned value, defining half number of complex points (for cFFT16 set to 8, for cFFT128 set to 64, and so on)
- **log size \( \log(N) \)** a 16-bit unsigned number, defining the number of Butterfly-Operation slices (for cFFT 16 set to 4, for cFFT128 set to 7, and so on)

**Example** for cFFT4

![Diagram showing complex FFT transformation](image)

**Arguments for real-valued FFT (requires post operation to split real values)**

- **pointer to vector X** as a 16-bit address value, pointing to first location of aligned vector X
- **half size N/2** a 16-bit unsigned value, defining half number of complex points likewise a quarter od real points (for rFFT32 set to 8, for rFFT256 set to 64, and so on)
- **log size \( \log(N) \)** a 16-bit unsigned number, defining the number of Butterfly-Operation slices (for rFFT32 set to 4, for rFFT256 set to 7, and so on)

**Example** for rFFT8

![Diagram showing real FFT transformation](image)

**Comments**

- An inverse-FFT (iFFT) operation is achieved by feeding the complex spectrum into a FFT. The result is a signal in time-domain running backwards in time.
### 2.10 Group 10: Bit Reversed Pre-Sort Functions for FFTs

Table 2-10 lists the parameter structure for this group.

<table>
<thead>
<tr>
<th>LEACMD_BITREVERSECOMPLEXEVEN</th>
<th>0x84</th>
<th>pQ.15</th>
<th>u16</th>
<th>rsvd.</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEACMD_BITREVERSECOMPLEXODD</td>
<td>0x88</td>
<td>pQ.15</td>
<td>u16</td>
<td>rsvd.</td>
</tr>
<tr>
<td>LEACMD_BITREVERSECOMPLEXLONGEVEN</td>
<td>0xAC</td>
<td>pQ.31</td>
<td>u16</td>
<td>rsvd.</td>
</tr>
<tr>
<td>LEACMD_BITREVERSECOMPLEXLONGODD</td>
<td>0xB4</td>
<td>pQ.31</td>
<td>u16</td>
<td>rsvd.</td>
</tr>
</tbody>
</table>

\[
X = bit - reverse(x_0, ..., x_{N-1})
\]

\[
n=0...N-1 \text{ with }
\]

\[
\text{reverse}(c) \rightarrow c_{bit_{13}} c_{bit_{12}} c_{bit_{11}} c_{bit_{10}} ...
\]
2.10.1 LEACMD__BITREVERSECOMPLEXEVEN (cBREVESf),
LEACMD__BITREVERSECOMPLEXODD (cBREVOsf)

Complex vector X is re assorted applying bit reversed carry propagation addressing on 16-bit number pairs. This command performs an "In-Place" operation (output values are stored back to the location of the input values). The vector X must be address aligned to an address boundary with a modulo-value of zero: \( \text{mod}(\text{address, blocksize}) = 0 \).

**Arguments**

pointer to vector X as a 16-bit address value, pointing to first location of aligned vector X

shuffle size \( \sqrt{N} \) a 16-bit unsigned value, determining how the values are interleaved (For the ...EVEN type this value is calculated taking the square root of the complex FFT points. For the ...ODD type this value is calculated taking square root of the half or the complex FFT points.)

**Examples**
Uses

- Bit reversed sorting for FFT operations
- Time domain and frequency domain shuffling / de-shuffling avoiding continuous ordering to reduce the impacts on disturbances

Comments

- Also see other shuffle sizes
2.10.2 LEACMD__BITREVERSECOMPLEXLONGEVEN (cBREVElf), LEACMD__BITREVERSECOMPLEXLONGODD (cBREVOlf)

Complex vector X is re-assorted applying bit reversed carry propagation addressing on 32 bit number pairs. This command in performs an “In-Place” operation (output values are stored back to the location of the input values). The vector X must be address aligned to an address boundary with a modulo-value of zero: \( \text{mod}(\text{address, blocksize}) = \text{zero} \).

Arguments

pointer to vector X as a 16-bit address value, pointing to first location of aligned vector X

shuffle size sqrt(N) a 16-bit unsigned value, determining how the values are interleaved (For the …EVEN type this value is calculated taking the square root of the complex FFT points. For the …ODD type this value is calculated by taking square root of the half or the complex FFT points.)

Examples

Uses

- Bit reversed sorting for FFT operations
- Time domain and frequency domain shuffling / de-shuffling avoiding continuous ordering to reduce the impacts on disturbances

Comments

- Also see other shuffle sizes
2.11 Group 11: Post Operation for Real FFTs

Table 2-11 lists the parameter structure for this group.

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEACMD__FFTSPLIT</td>
<td>(FFTSPLIT)</td>
</tr>
<tr>
<td>LEACMD__FFTLONG</td>
<td>(FFTLONGSPLIT)</td>
</tr>
</tbody>
</table>

**Arguments**
- Pointer to vector X as a 16-bit address value, pointing to first location of aligned vector X
- Vector size (N) a 16-bit unsigned value, defining number of real points (for rFFT16 set to 16, for rFFT128 set to 128, and so on)
- Log size lb(N) a 16-bit unsigned number, defining the interleave factor (for rFFT 16 set to 4, for rFFT128 set to 7, and so on)

**Example**

**Uses**
- Post processing on complex FFTs to allow real values input samples

**Comments**
- Be aware of the higher FFT gain (+6 dB) when using these commands
### 2.12 Group 12: De-Interleave and Sort Functions

Table 2-12 lists the parameter structure for this group.

**Table 2-12. Group 12 Parameters: De-Interleave and Sort Functions**

<table>
<thead>
<tr>
<th>Command</th>
<th>Input1</th>
<th>reserved1</th>
<th>vectorSize</th>
<th>interleaveDepth</th>
<th>output</th>
<th>reserved2</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEACMD_DEINTERLEAVEEVEN</td>
<td>0x58</td>
<td>IQ16</td>
<td>u16</td>
<td>u16</td>
<td>IQ16</td>
<td>rsvd.</td>
</tr>
<tr>
<td>LEACMD_DEINTERLEAVEEVENODD</td>
<td>0x5C</td>
<td>IQ16</td>
<td>u16</td>
<td>u16</td>
<td>IQ16</td>
<td>rsvd.</td>
</tr>
<tr>
<td>LEACMD_DEINTERLEAVEDDEVEN</td>
<td>0x60</td>
<td>IQ16</td>
<td>u16</td>
<td>u16</td>
<td>IQ16</td>
<td>rsvd.</td>
</tr>
<tr>
<td>LEACMD_DEINTERLEAVEDDODD</td>
<td>0x64</td>
<td>IQ16</td>
<td>u16</td>
<td>u16</td>
<td>IQ16</td>
<td>rsvd.</td>
</tr>
<tr>
<td>LEACMD_DEINTERLEAVELONG</td>
<td>0x12C</td>
<td>IQ32</td>
<td>u16</td>
<td>u16</td>
<td>IQ32</td>
<td>rsvd.</td>
</tr>
</tbody>
</table>

\[ z_n = x_{n+M} \]
\[ n=0..N-1 \]
2.12.1 LEACMD__DEINTERLEAVEEVENEVEN (rSPLITEEs), LEACMD__DEINTERLEAVEEVENODD (rSPLITEOs), LEACMD__DEINTERLEAVEODDEVEN (rSPLITOEs) LEACMD__DEINTERLEAVEODDODD (rSPLITOOs), LEACMD__DEINTERLEAVELONG (rSPLITI)

These commands are used for vector rearrangement of 16-bit and 32-bit values. By copying elements from the X source vector to the destination vector Z.

Mathematical notation

\[ Z_n = X_{n \cdot M} \] with \( n = 0 \) to \( (N-1) \)

On 16-bit variants the first EVEN/ODD selector defines the 16-bit start location, the second EVEN/ODD is determined by the interleave factor M (if even/odd).

Arguments

- pointer to vector X as a 16-bit address value, pointing to first location of vector X (32 bit aligned)
- pointer to vector Y as a 16-bit address value, pointing to first location of vector Z (32 bit aligned)
- interleave depth M as a 16-bit value determining the de-interleave pattern
- vector size N as a 16-bit unsigned value, defining the count of copy operations

Examples with LEACMD__DEINTERLEAVEEVENEVEN

<table>
<thead>
<tr>
<th>X</th>
<th>Z</th>
<th>N=6, M=2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x01</td>
<td>0x02</td>
<td>0x00</td>
</tr>
<tr>
<td>0x03</td>
<td>0x04</td>
<td>0x0A</td>
</tr>
<tr>
<td>0x05</td>
<td>0x06</td>
<td>0x08</td>
</tr>
<tr>
<td>0x07</td>
<td>0x08</td>
<td>0x06</td>
</tr>
<tr>
<td>0x09</td>
<td>0x0A</td>
<td>0x0C</td>
</tr>
<tr>
<td>0x0B</td>
<td>0x0C</td>
<td>0x0E</td>
</tr>
<tr>
<td>0x11</td>
<td>0x10</td>
<td>0x12</td>
</tr>
<tr>
<td>0x13</td>
<td>0x14</td>
<td>0x16</td>
</tr>
<tr>
<td>0x15</td>
<td>0x16</td>
<td>0x18</td>
</tr>
</tbody>
</table>

Examples with LEACMD__DEINTERLEAVEEVENODD

<table>
<thead>
<tr>
<th>X</th>
<th>Z</th>
<th>N=6, M=3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x01</td>
<td>0x00</td>
<td>0x09</td>
</tr>
<tr>
<td>0x03</td>
<td>0x02</td>
<td>0x0A</td>
</tr>
<tr>
<td>0x05</td>
<td>0x04</td>
<td>0x0C</td>
</tr>
<tr>
<td>0x07</td>
<td>0x06</td>
<td>0x0F</td>
</tr>
<tr>
<td>0x09</td>
<td>0x08</td>
<td>0x0E</td>
</tr>
<tr>
<td>0x0B</td>
<td>0x0A</td>
<td>0x11</td>
</tr>
<tr>
<td>0x0D</td>
<td>0x0C</td>
<td>0x12</td>
</tr>
<tr>
<td>0x0F</td>
<td>0x0E</td>
<td>0x13</td>
</tr>
<tr>
<td>0x11</td>
<td>0x10</td>
<td>0x14</td>
</tr>
<tr>
<td>0x13</td>
<td>0x12</td>
<td>0x16</td>
</tr>
<tr>
<td>0x15</td>
<td>0x14</td>
<td>0x18</td>
</tr>
<tr>
<td>0x17</td>
<td>0x16</td>
<td>0x19</td>
</tr>
</tbody>
</table>

Examples with LEACMD__DEINTERLEAVEODDEVEN

<table>
<thead>
<tr>
<th>X</th>
<th>Z</th>
<th>N=6, M=4</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x01</td>
<td>0x02</td>
<td>0x00</td>
</tr>
<tr>
<td>0x03</td>
<td>0x04</td>
<td>0x0A</td>
</tr>
<tr>
<td>0x05</td>
<td>0x06</td>
<td>0x08</td>
</tr>
<tr>
<td>0x07</td>
<td>0x08</td>
<td>0x06</td>
</tr>
<tr>
<td>0x09</td>
<td>0x0A</td>
<td>0x0C</td>
</tr>
<tr>
<td>0x0B</td>
<td>0x0C</td>
<td>0x0E</td>
</tr>
<tr>
<td>0x11</td>
<td>0x10</td>
<td>0x12</td>
</tr>
<tr>
<td>0x13</td>
<td>0x14</td>
<td>0x16</td>
</tr>
<tr>
<td>0x15</td>
<td>0x16</td>
<td>0x18</td>
</tr>
</tbody>
</table>

Examples with LEACMD__DEINTERLEAVEODDODD

<table>
<thead>
<tr>
<th>X</th>
<th>Z</th>
<th>N=4, M=5</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x01</td>
<td>0x00</td>
<td>0x05</td>
</tr>
<tr>
<td>0x03</td>
<td>0x02</td>
<td>0x0F</td>
</tr>
<tr>
<td>0x05</td>
<td>0x04</td>
<td>0x0A</td>
</tr>
<tr>
<td>0x07</td>
<td>0x06</td>
<td>0x0E</td>
</tr>
<tr>
<td>0x09</td>
<td>0x08</td>
<td>0x0C</td>
</tr>
<tr>
<td>0x0B</td>
<td>0x0A</td>
<td>0x11</td>
</tr>
<tr>
<td>0x0D</td>
<td>0x0C</td>
<td>0x12</td>
</tr>
<tr>
<td>0x0F</td>
<td>0x0E</td>
<td>0x13</td>
</tr>
<tr>
<td>0x11</td>
<td>0x10</td>
<td>0x14</td>
</tr>
<tr>
<td>0x13</td>
<td>0x12</td>
<td>0x16</td>
</tr>
<tr>
<td>0x15</td>
<td>0x14</td>
<td>0x18</td>
</tr>
<tr>
<td>0x17</td>
<td>0x16</td>
<td>0x19</td>
</tr>
</tbody>
</table>
Examples with LEACMD __DEINTERLEAVEODDEVEN

```
<table>
<thead>
<tr>
<th>X</th>
<th>*X --&gt;</th>
<th>*Z --&gt;</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x01</td>
<td>0x00</td>
<td>0x03</td>
<td>0x01</td>
</tr>
<tr>
<td>0x05</td>
<td>0x04</td>
<td>0x07</td>
<td>0x06</td>
</tr>
<tr>
<td>0x09</td>
<td>0x08</td>
<td>0x0F</td>
<td>0x0E</td>
</tr>
<tr>
<td>0x0B</td>
<td>0x0A</td>
<td>0x0D</td>
<td>0x0C</td>
</tr>
<tr>
<td>0x0F</td>
<td>0x0E</td>
<td>0x11</td>
<td>0x10</td>
</tr>
<tr>
<td>0x13</td>
<td>0x12</td>
<td>0x15</td>
<td>0x14</td>
</tr>
<tr>
<td>0x17</td>
<td>0x16</td>
<td>0x19</td>
<td>0x18</td>
</tr>
</tbody>
</table>
```

N=8, M=2

```
<table>
<thead>
<tr>
<th>X</th>
<th>*X --&gt;</th>
<th>*Z --&gt;</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x01</td>
<td>0x00</td>
<td>0x03</td>
<td>0x01</td>
</tr>
<tr>
<td>0x05</td>
<td>0x04</td>
<td>0x07</td>
<td>0x06</td>
</tr>
<tr>
<td>0x09</td>
<td>0x08</td>
<td>0x0F</td>
<td>0x0E</td>
</tr>
<tr>
<td>0x0B</td>
<td>0x0A</td>
<td>0x0D</td>
<td>0x0C</td>
</tr>
<tr>
<td>0x0F</td>
<td>0x0E</td>
<td>0x11</td>
<td>0x10</td>
</tr>
<tr>
<td>0x13</td>
<td>0x12</td>
<td>0x15</td>
<td>0x14</td>
</tr>
<tr>
<td>0x17</td>
<td>0x16</td>
<td>0x19</td>
<td>0x18</td>
</tr>
</tbody>
</table>
```

N=4, M=6

Examples with LEACMD __DEINTERLEAVEODDEDD

```
<table>
<thead>
<tr>
<th>X</th>
<th>*X --&gt;</th>
<th>*Z --&gt;</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x01</td>
<td>0x00</td>
<td>0x03</td>
<td>0x01</td>
</tr>
<tr>
<td>0x05</td>
<td>0x04</td>
<td>0x07</td>
<td>0x06</td>
</tr>
<tr>
<td>0x09</td>
<td>0x08</td>
<td>0x0F</td>
<td>0x0E</td>
</tr>
<tr>
<td>0x0B</td>
<td>0x0A</td>
<td>0x0D</td>
<td>0x0C</td>
</tr>
<tr>
<td>0x0F</td>
<td>0x0E</td>
<td>0x11</td>
<td>0x10</td>
</tr>
<tr>
<td>0x13</td>
<td>0x12</td>
<td>0x15</td>
<td>0x14</td>
</tr>
<tr>
<td>0x17</td>
<td>0x16</td>
<td>0x19</td>
<td>0x18</td>
</tr>
</tbody>
</table>
```

N=8, M=1

```
<table>
<thead>
<tr>
<th>X</th>
<th>*X --&gt;</th>
<th>*Z --&gt;</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x01</td>
<td>0x00</td>
<td>0x03</td>
<td>0x01</td>
</tr>
<tr>
<td>0x05</td>
<td>0x04</td>
<td>0x07</td>
<td>0x06</td>
</tr>
<tr>
<td>0x09</td>
<td>0x08</td>
<td>0x0F</td>
<td>0x0E</td>
</tr>
<tr>
<td>0x0B</td>
<td>0x0A</td>
<td>0x0D</td>
<td>0x0C</td>
</tr>
<tr>
<td>0x0F</td>
<td>0x0E</td>
<td>0x11</td>
<td>0x10</td>
</tr>
<tr>
<td>0x13</td>
<td>0x12</td>
<td>0x15</td>
<td>0x14</td>
</tr>
<tr>
<td>0x17</td>
<td>0x16</td>
<td>0x19</td>
<td>0x18</td>
</tr>
</tbody>
</table>
```

N=4, M=7

Examples with LEACMD __DEINTERLEAVELONG

```
<table>
<thead>
<tr>
<th>X</th>
<th>*X --&gt;</th>
<th>*Z --&gt;</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>0x01</td>
<td>0x02</td>
<td>0x03</td>
</tr>
<tr>
<td>0x05</td>
<td>0x04</td>
<td>0x07</td>
<td>0x06</td>
</tr>
<tr>
<td>0x09</td>
<td>0x08</td>
<td>0x0F</td>
<td>0x0E</td>
</tr>
<tr>
<td>0x0B</td>
<td>0x0A</td>
<td>0x0D</td>
<td>0x0C</td>
</tr>
<tr>
<td>0x0F</td>
<td>0x0E</td>
<td>0x11</td>
<td>0x10</td>
</tr>
<tr>
<td>0x13</td>
<td>0x12</td>
<td>0x15</td>
<td>0x14</td>
</tr>
<tr>
<td>0x17</td>
<td>0x16</td>
<td>0x19</td>
<td>0x18</td>
</tr>
</tbody>
</table>
```

N=3, M=3

```
<table>
<thead>
<tr>
<th>X</th>
<th>*X --&gt;</th>
<th>*Z --&gt;</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>0x01</td>
<td>0x02</td>
<td>0x03</td>
</tr>
<tr>
<td>0x05</td>
<td>0x04</td>
<td>0x07</td>
<td>0x06</td>
</tr>
<tr>
<td>0x09</td>
<td>0x08</td>
<td>0x0F</td>
<td>0x0E</td>
</tr>
<tr>
<td>0x0B</td>
<td>0x0A</td>
<td>0x0D</td>
<td>0x0C</td>
</tr>
<tr>
<td>0x0F</td>
<td>0x0E</td>
<td>0x11</td>
<td>0x10</td>
</tr>
<tr>
<td>0x13</td>
<td>0x12</td>
<td>0x15</td>
<td>0x14</td>
</tr>
<tr>
<td>0x17</td>
<td>0x16</td>
<td>0x19</td>
<td>0x18</td>
</tr>
</tbody>
</table>
```

N=2, M=9

Uses

- Split 32-bit vector into 16-bit vectors
- Split complex vectors into real- and imaginary sub-vectors
- Rearrange SIMD vector pairs
- Rearrange matrices
- Rotate matrices orthogonal
- Swap real with imaginary in 16-bit vector pairs
- Filling vectors

Comments

- Also see irregular pattern for additional uses
### Common de-interleave pattern

<table>
<thead>
<tr>
<th>interleaved depth</th>
<th>0</th>
<th>E</th>
<th>1</th>
<th>O</th>
<th>2</th>
<th>E</th>
<th>3</th>
<th>O</th>
<th>4</th>
<th>E</th>
<th>5</th>
<th>O</th>
<th>6</th>
<th>E</th>
<th>7</th>
<th>O</th>
</tr>
</thead>
<tbody>
<tr>
<td>-3</td>
<td>-4</td>
<td>0100</td>
<td>0000</td>
<td>00F8</td>
<td>0000</td>
<td>00F0</td>
<td>0000</td>
<td>00E8</td>
<td>0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-1</td>
<td>-2</td>
<td>0100</td>
<td>0000</td>
<td>00FC</td>
<td>0000</td>
<td>00F8</td>
<td>0000</td>
<td>00F4</td>
<td>0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0100</td>
<td>0100</td>
<td>0100</td>
<td>0100</td>
<td>0100</td>
<td>0100</td>
<td>0100</td>
<td>0100</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>0100</td>
<td>0102</td>
<td>0104</td>
<td>0106</td>
<td>0108</td>
<td>010A</td>
<td>010C</td>
<td>010E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>0100</td>
<td>0104</td>
<td>0108</td>
<td>010C</td>
<td>0110</td>
<td>0114</td>
<td>0118</td>
<td>011C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>0100</td>
<td>0106</td>
<td>010C</td>
<td>0112</td>
<td>0118</td>
<td>011E</td>
<td>0124</td>
<td>012A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### 16B destination vector (index and odd/even)

<table>
<thead>
<tr>
<th>interleaved depth</th>
<th>0</th>
<th>E</th>
<th>1</th>
<th>O</th>
<th>2</th>
<th>E</th>
<th>3</th>
<th>O</th>
<th>4</th>
<th>E</th>
<th>5</th>
<th>O</th>
<th>6</th>
<th>E</th>
<th>7</th>
<th>O</th>
</tr>
</thead>
<tbody>
<tr>
<td>-4</td>
<td>-5</td>
<td>0100</td>
<td>0000</td>
<td>00F6</td>
<td>0000</td>
<td>00EC</td>
<td>0000</td>
<td>00E2</td>
<td>0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-2</td>
<td>-3</td>
<td>0100</td>
<td>0000</td>
<td>00FA</td>
<td>0000</td>
<td>00F4</td>
<td>0000</td>
<td>00EE</td>
<td>0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-1</td>
<td>0</td>
<td>0100</td>
<td>0000</td>
<td>00FE</td>
<td>0000</td>
<td>00FC</td>
<td>0000</td>
<td>00FA</td>
<td>0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>0100</td>
<td>0101</td>
<td>0102</td>
<td>0103</td>
<td>0104</td>
<td>0105</td>
<td>0106</td>
<td>0107</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>0100</td>
<td>0103</td>
<td>0106</td>
<td>0109</td>
<td>010C</td>
<td>010F</td>
<td>0112</td>
<td>0115</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>0100</td>
<td>0105</td>
<td>010A</td>
<td>010F</td>
<td>0114</td>
<td>0119</td>
<td>011E</td>
<td>0123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### LEA Commands

<table>
<thead>
<tr>
<th>interleaved depth</th>
<th>0</th>
<th>E</th>
<th>1</th>
<th>O</th>
<th>2</th>
<th>E</th>
<th>3</th>
<th>O</th>
<th>4</th>
<th>E</th>
<th>5</th>
<th>O</th>
<th>6</th>
<th>E</th>
<th>7</th>
<th>O</th>
</tr>
</thead>
<tbody>
<tr>
<td>-3</td>
<td>-4</td>
<td>0101</td>
<td>0000</td>
<td>00F9</td>
<td>0000</td>
<td>00F1</td>
<td>0000</td>
<td>00E9</td>
<td>0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-1</td>
<td>2</td>
<td>0101</td>
<td>0000</td>
<td>00FD</td>
<td>0000</td>
<td>00F9</td>
<td>0000</td>
<td>00F5</td>
<td>0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0101</td>
<td>0101</td>
<td>0101</td>
<td>0101</td>
<td>0101</td>
<td>0101</td>
<td>0101</td>
<td>0101</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>0101</td>
<td>0103</td>
<td>0105</td>
<td>0107</td>
<td>0109</td>
<td>010B</td>
<td>010D</td>
<td>010F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>0101</td>
<td>0105</td>
<td>0109</td>
<td>010D</td>
<td>0111</td>
<td>0115</td>
<td>0119</td>
<td>011D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>0101</td>
<td>0107</td>
<td>010D</td>
<td>0113</td>
<td>0119</td>
<td>011F</td>
<td>0125</td>
<td>012B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### 16B_shift

<table>
<thead>
<tr>
<th>interleaved depth</th>
<th>0</th>
<th>E</th>
<th>1</th>
<th>O</th>
<th>2</th>
<th>E</th>
<th>3</th>
<th>O</th>
<th>4</th>
<th>E</th>
<th>5</th>
<th>O</th>
<th>6</th>
<th>E</th>
<th>7</th>
<th>O</th>
</tr>
</thead>
<tbody>
<tr>
<td>-4</td>
<td>-5</td>
<td>0101</td>
<td>0000</td>
<td>00F7</td>
<td>0000</td>
<td>00ED</td>
<td>0000</td>
<td>00E3</td>
<td>0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-2</td>
<td>-3</td>
<td>0101</td>
<td>0000</td>
<td>00FB</td>
<td>0000</td>
<td>00F5</td>
<td>0000</td>
<td>00EF</td>
<td>0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0101</td>
<td>0000</td>
<td>00FF</td>
<td>0000</td>
<td>00FD</td>
<td>0000</td>
<td>00FB</td>
<td>0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>0101</td>
<td>0102</td>
<td>0103</td>
<td>0104</td>
<td>0105</td>
<td>0106</td>
<td>0107</td>
<td>0108</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>0101</td>
<td>0104</td>
<td>0107</td>
<td>010A</td>
<td>010D</td>
<td>0110</td>
<td>0113</td>
<td>0116</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>0101</td>
<td>0106</td>
<td>010B</td>
<td>0110</td>
<td>0115</td>
<td>011A</td>
<td>011F</td>
<td>0124</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>0101</td>
<td>0108</td>
<td>010F</td>
<td>0116</td>
<td>011D</td>
<td>0124</td>
<td>012B</td>
<td>0132</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Pattern from incremental filled source vector

- **16B_shift**
- **filleven**
- **copy**
- **filodd**
- **16B_shift**

#### Even location in 16B source vector

#### Odd location in 16B source vector

#### Irregular pattern

<table>
<thead>
<tr>
<th>LEA_CMD__DEINTERLEAVE__</th>
<th>-3</th>
<th>100</th>
<th>FD</th>
<th>FA</th>
<th>0</th>
<th>0</th>
<th>F7</th>
<th>F4</th>
<th>1</th>
<th>EE</th>
<th>0</th>
<th>1</th>
<th>F4</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>-2</td>
<td>100</td>
<td>FE</td>
<td>FC</td>
<td>FA</td>
<td>F8</td>
<td>F6</td>
<td>F4</td>
<td>F2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-1</td>
<td>100</td>
<td>FF</td>
<td>FE</td>
<td>FD</td>
<td>FC</td>
<td>FB</td>
<td>FA</td>
<td>F9</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>100</td>
<td>101</td>
<td>102</td>
<td>103</td>
<td>104</td>
<td>105</td>
<td>106</td>
<td>107</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>100</td>
<td>102</td>
<td>104</td>
<td>106</td>
<td>108</td>
<td>10A</td>
<td>10C</td>
<td>10E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>100</td>
<td>103</td>
<td>106</td>
<td>109</td>
<td>10C</td>
<td>10F</td>
<td>112</td>
<td>115</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
2.13 Group A: Programming Structure Functions

Table 2-13 lists the parameter structure for this group.

Table 2-13. Group A Parameters: Programming Structure Functions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEACMDMOVELONGLIST</td>
<td>0x80</td>
</tr>
<tr>
<td>LEACMD_SUSPEND</td>
<td>0x00</td>
</tr>
<tr>
<td>LEACMD_RESUME</td>
<td>0x06</td>
</tr>
</tbody>
</table>

2.13.1 LEACMDMOVELONGLIST (LSTMOVI)

This command is used to rearrange variables in LEA accessible memory. A control list L contains all required information for this copy/move operation.

**Arguments**

- pointer to list L as a 16-bit address value, pointing to first location of vector X (32 bit aligned)
- vectorSize N as a 16-bit unsigned value, defining the number of 32-bit copy operations
- control list as dual 16 bit address pairs with the source address in the lower 16 bits and destination address in the upper 16 bits or an 32-bit word.

**Example** for N = 3
2.13.2 LEACMD__SUSPEND (SUSPEND)

This command is used to save LEA internal registers to memory and stop operation.

**Arguments**

none

---

![Diagram of LEA Stack Frame Structure](image)

<table>
<thead>
<tr>
<th>Memory Address</th>
<th>Register Content Stored</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEASPTR + 100</td>
<td>LEADSTSTAT</td>
</tr>
<tr>
<td>LEASPTR + 96</td>
<td>LEACNF0</td>
</tr>
<tr>
<td>LEASPTR + 92</td>
<td>LEACNF1</td>
</tr>
<tr>
<td>LEASPTR + 88</td>
<td>LEACMDSTAT</td>
</tr>
<tr>
<td>LEASPTR + 84</td>
<td>LEAS1STAT</td>
</tr>
<tr>
<td>LEASPTR + 80</td>
<td>LEAS0STAT</td>
</tr>
<tr>
<td>LEASPTR + 76</td>
<td>PC-Saved</td>
</tr>
<tr>
<td>LEASPTR + 72</td>
<td>LoopEnd1 : LoopEnd0</td>
</tr>
<tr>
<td>LEASPTR + 68</td>
<td>LoopStart1 : LoopStart0</td>
</tr>
<tr>
<td>LEASPTR + 64</td>
<td>LoopCount1 : LoopCount0</td>
</tr>
<tr>
<td>LEASPTR + 60</td>
<td>Loop Index</td>
</tr>
<tr>
<td>LEASPTR + 56</td>
<td>Address Registers [SCL:SOV]</td>
</tr>
<tr>
<td>LEASPTR + 52</td>
<td>Address Registers [SR1:SR]</td>
</tr>
<tr>
<td>LEASPTR + 48</td>
<td>Address Registers [MR:PR]</td>
</tr>
<tr>
<td>LEASPTR + 44</td>
<td>Address Registers [PA3:PA2]</td>
</tr>
<tr>
<td>LEASPTR + 40</td>
<td>Address Registers [PA1:PA0]</td>
</tr>
<tr>
<td>LEASPTR + 36</td>
<td>Address Registers [MA:SA2]</td>
</tr>
<tr>
<td>LEASPTR + 32</td>
<td>Address Registers [SA1:SA0]</td>
</tr>
<tr>
<td>LEASPTR + 28</td>
<td>Data path register C7</td>
</tr>
<tr>
<td>LEASPTR + 24</td>
<td>Data path register C6</td>
</tr>
<tr>
<td>LEASPTR + 20</td>
<td>Data path register C5</td>
</tr>
<tr>
<td>LEASPTR + 16</td>
<td>Data path register C4</td>
</tr>
<tr>
<td>LEASPTR + 12</td>
<td>Data path register C3</td>
</tr>
<tr>
<td>LEASPTR + 8</td>
<td>Data path register C2</td>
</tr>
<tr>
<td>LEASPTR + 4</td>
<td>Data path register C1</td>
</tr>
<tr>
<td>LEASPTR + 0</td>
<td>Data path register C0</td>
</tr>
</tbody>
</table>
2.13.3 LEACMD__RESUME (RESUME)

This command is used to restore LEA internal registers from memory and resume operation.

**Arguments**

none
### Table 2-15. Group B Parameters: Special Functions for Math and Signal Processing

**LEACMD__MPYMATRIXROW N x M**
- **input1:** &N\_ROW, of Q.15
- **reserved:** 1
- **rowSize:** R, as u16 (rows of colSize)
- **colSize:** C, u16 (cols of colVector)
- **colVector:** &M\_IN, of Q.15
- **output:** &Z\_OUT, of Q.15

**LEACMD__POLYNOMIALSCALAR**
- **input1:** X as Q.31
- **coeffs:** &C of Q.31
- **order:** M

**LEACMD__IIRBQ1**
*Direct form I structure*
- **input1:** &X of Q.15
- **reserved:** 1
- **vectorSize:** N of u16
- **output:** &Z of Q.15
- **state:** &S of Q.15
- **coeffs:** &C of Q.15
- **direction:** S16

**LEACMD__IIRBQ2**
*Direct form II structure*
- **input1:** &X of Q.15
- **reserved:** 1
- **vectorSize:** N of u16
- **output:** &Z of Q.15
- **state:** &S of Q.15
- **coeffs:** &C of Q.15

**LEACMD__IIRBQ2EXTENDED**
*Direct form II structure*
- **input1:** &X of Q.15
- **reserved:** 1
- **vectorSize:** N of u16
- **output:** &Z of Q.15
- **state:** &S of Q.15
- **coeffs:** &C of Q.15

**LEACMD__WINDOW**
- **input1:** &X of Q.15
- **reserved:** 1
- **vectorSize:** N of u16
- **tapSize:** K of u16
- **coeffs:** &C of Q.15

**LEAPMDST = \sum_{n=0}^{N-1} C_{n} X_{n}^{M} \times SF;**
2.14.1 LEACMD__MPYMATRIXROW

This command is used for matrix multiplication of real valued 16-bit numbers. It calculates a whole row of the result matrix in one run. For a complete matrix multiplication this function needs to be applied as many times as X and Z has rows.

Mathematical representation

Arguments

- pointer to matrix X as a 16-bit address value, pointing to first location of actual row vector of matrix X
- pointer to matrix Y as a 16-bit address value, pointing to first location of matrix X
- pointer to matrix Z as a 16-bit address value, pointing to first location of actual row vector of matrix Z
- row size (rowSize) as a 16-bit number, defining the count of rows of Y (this number must be a multiple of two, pad with zeroes for odd row numbers)
- column size (colSize) as a 16-bit number, defining the count of columns of Y (this number must be a multiple of two, pad with zeroes for odd row numbers)

Example 1

Example 2 original 6*3 matrix, extended to 6*4, row 3 of Y may be occupied with any data
2.14.2 LEACMD__POLYNOMIALSCALAR

Polynomial result of vector X and Vector C are written to vector register LEAPMDST using a 32-bit signed fractional multiplication of powers of X and pointwise values of C followed by a 32-bit accumulation and a scaling multiplication.

Mathematical notation

\[ \sim PMDST = \left( \sum_{m=0}^{M-1} \left( C_m \cdot x_n^m \right) \right) \cdot SF \quad \text{with } n = 0 \text{ to } (N-1) \text{ and } m=0 \text{ to } (M-1) \]

\[ LEAPMDST = \left( c_0 + c_1 \cdot x_n^1 + c_2 \cdot x_n^2 + c_3 \cdot x_n^3 + c_4 \cdot x_n^4 + \ldots \right) \cdot SF \quad \text{with } n = 0 \text{ to } (N-1) \]

Arguments

- pointer to vector X as a 16-bit address value, pointing at an element of vector X
- pointer to vector C as a 16-bit address value, pointing to the element of vector C with highest index (this vector is reverse ordered)
- order M as a 16-bit unsigned value, defining the maximum order of the powers
- scaling factor SF as 32-bit signed value used for post scaling

Example for M = 4

\[ *X \rightarrow X_0 \]
\[ *C \rightarrow C_0, C_1, C_2, C_3 \]
\[ \text{init}=0 \]
\[ \text{SF} \]

Uses

- Mathematical functions based on Taylor/McLaurin series
- Approximation of nonlinear function using polynomial coefficient fitting methods
- Sensor linearization

Comments

- Some real applications problems require transposition and scaling of the polynomial coefficients to stay within its convergence range
- Coefficient sets for some common functions are provide within the LEA coefficient ROM
2.14.3 LEACMD_IIRBQ1 (rBQ1sf)

This command represents a signal processing element of a second order biquadratic filter of “Direct Form 1”. Samples from the input vector X are processed and stored in vector Z. The filter state S is picked up and stored back to/from a separate structure. This allows a continuation of operation for sample streams. The filter coefficients for A1, A2, B0, B1 and B2 are derived from those given in many text books (a1, a2, b0, b1, b2). It allows A2 to reach full -1 without epsilon offset. Scaling of the input signal is achieved by scaling down B0, B1, B2 with the same factor. A1 and B1 range from -2 to 2–2eps.

Mathematical notation of addressed function

\[ H(z) = \frac{b0 + b1 \cdot z^{-1} + b2 \cdot z^{-2}}{1 + a1 \cdot z^{-1} + a2 \cdot z^{-2}} \]

Implemented function

\[ H(z) = \frac{B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}}{1 - A1 \cdot z^{-1} - A2 \cdot z^{-2}} \]

Arguments

- Pointer to vector X as a 16-bit address value, pointing to first location of vector X (32 bit aligned)
- Pointer to vector Z as a 16-bit address value, pointing to first location of vector Z (32 bit aligned)
- States pointer S a structure containing 16-bit values holding the states of the BQ filter element
- Coefficients pointer C a structure of 16-bit values holding the coefficients of the BQ filter element
- Vector size N as a 16-bit unsigned value, defining number of value pairs processed (N = 16 will calculate 32 samples of Q.15)
- Direction Xoffs as signed 16-bit value. This allowing the input pointer to increment or decrement by bigger offsets (Xoffs = 2 increments takes samples with the index order 0, 1, 4, 5, 8, 9, …).

Example for N = 6, Xoffs = 1

Note: The values of A1 and B1 reach up to twice the value of A2 and B2. For this reason The Term with A1 and B1 is added twice. This also can be seen that the value for A1 and B1 is interpreted as Q1.14 format, Also true is that A1 and B1 holds half the value in Q.15 format.

Multiple paradigms on this topic are addressed in common DSP literature.
2.14.4 LEACMD_IIRBQ2 (rBQ2sf)

This command represents a signal processing element of a second order biquadratic filter of “Direct Form 2” also known as canonic form. Samples from the Input vector X are processed and stored in vector Z. The filter’s state S is picked up and stored back to/from a separate structure. This allows a continuation of operation for sample streams. The filter coefficients for A0, A1, A2, B0, B1 and B2 are derived from those given in many text books (a0, a1, a2, b0, b1, b2). A simple scaling step allows to simplify hardware while maintaining high accuracy. It allows A0 to be smaller than one and A2 to reach full -1 without epsilon offset. A1 and B1 range from -2 to 2–2eps.

Mathematical notation of addressed function

\[ H(z) = \frac{b_0 + b_1 \cdot z^{-1} + b_2 \cdot z^{-2}}{1 + a_1 \cdot z^{-1} + a_2 \cdot z^{-2}} \]

Implemented function

\[ H(z) = A_0 \frac{B_0 + B_1 \cdot z^{-1} + B_2 \cdot z^{-2}}{1 - A_1 \cdot z^{-1} - A_2 \cdot z^{-2}} \]

Arguments

- pointer to vector X as a 16-bit address value, pointing to first location of vector X (32 bit aligned)
- pointer to vector Z as a 16-bit address value, pointing to first location of vector Z (32 bit aligned)
- states pointer S a structure containing 16-bit values holding the states of the BQ filter element
- coefficients pointer C a structure of 16-bit values holding the coefficients of the BQ filter element
- vector size N as a 16-bit unsigned value, defining number of value pairs processed (N = 16 will calculate 32 samples of Q.15)

Example for N = 6

Note: The values of A1 and B1 reach up to twice the value of A2 and B2. For this reason, the term with A1 and B1 is added twice. This also can be seen that the value for A1 and B1 is interpreted as Q1.14 format. A1 and B1 hold half the value in Q.15 format.

Multiple paradigms on this topic are addressed in common DSP literature.
2.14.5 LEACMD__IIRBQ2EXTENDED (rBQ2Xsf)

This command represents a signal processing element of a second order biquadratic filter of "Direct Form 2" also known as canonic form. Samples from the Input vector X are processed and stored in vector Z. The filter state ES is picked up and stored back to/from a separate structure. This allows a continuation of operation for sample streams. The filter coefficients for A0, A1, A2, B0, B1 and B2 are derived from those given in many text books (a0, a1, a2, b0, b1, b2). A simple scaling step allows to simplify while maintaining high accuracy. It allows A0 to be smaller than one and A2 to reach -1 without epsilon offset. A1 and B1 range from -2 to 2–2eps.

**Mathematical notation of addressed function**

\[ H(z) = a0 \cdot \frac{b0 + b1 \cdot z^{-1} + b2 \cdot z^{-2}}{1 + a1 \cdot z^{-1} + a2 \cdot z^{-2}} \]

**Implemented function**

\[ H(z) = Bias + A0 \cdot \frac{B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}}{1 - A1 \cdot z^{-1} - A2 \cdot z^{-2}} \]

**Arguments**

- Pointer to vector X as a 16-bit address value, pointing to first location of vector X (32 bit aligned)
- Pointer to vector Z as a 16-bit address value, pointing to first location of vector Z (32 bit aligned)
- States pointer ES a structure containing 16-bit values holding the states, minima and maxima of the extended BQ filter element
- Coefficients pointer C a structure of 16-bit values holding the coefficients of the extended BQ filter element
- Vector size N as a 16-bit unsigned value, defining number of value pairs processed (N = 16 will calculate 32 samples of Q.15)

**Example** for N = 6

Note: The minima and maxima of the even indexes samples are maintained in MAX0/MIN0. The minima and maxima of the odd indexed samples are stores in MAX1/MIN1. The minima and maxima of the all samples are kept in MIN/MAX vs. To obtain the minima and maxima of all samples, calculate the min and max or the MIN0/MIN1 and MAX0/MAX1 using the CPU.
**Note:** The values of A1 and B1 reach up to twice the value of A2 and B2. For this reason, A1 and B1 is added twice. This also can be seen that the value for A1 and B1 is interpreted as Q1.14 format. A1 and B1 hold half the value in Q.15 format.

Multiple paradigms on this topic are addressed in common DSP literature.

<table>
<thead>
<tr>
<th></th>
<th>ES</th>
<th>EC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q1 [Q.15]</td>
<td>Q2 [Q.15]</td>
<td></td>
</tr>
<tr>
<td>MIN1 [Q.15]</td>
<td>MIN0 [Q.15]</td>
<td></td>
</tr>
<tr>
<td>MAX1 [Q15]</td>
<td>MAX0 [Q15]</td>
<td></td>
</tr>
<tr>
<td>BIAS [Q.15]</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>A2 [Q.15]</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>B1 [Q1.14]</td>
<td>B0 [Q.15]</td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>B2 [Q.15]</td>
<td></td>
</tr>
</tbody>
</table>
2.14.6 LEACMD__WINDOW

This command performs a pointwise windowing operation on vector Z with the coefficient vector C that describes the window. C holds only half of the window coefficient as the command uses those coefficients also mirrored.

Mathematical notation

\[
\begin{align*}
\text{for } n = 0...K-1 \\
x_{N-n} &= x_{N-n} \times c_n \\
\text{and } x_n &= x_n \times c_n
\end{align*}
\]

Arguments

- pointer to vector X as a 16-bit address value, pointing to first location of vector X (32 bit aligned)
- pointer to vector C as a 16-bit address value, pointing to first location of vector Z (32 bit aligned)
- tap size K as a 16-bit unsigned value defining length of coefficient vector C (K is a multiple of 2)
- vector size N as a 16-bit unsigned value, defining number of value pairs processed (N is a multiple of 2)

Example for N = 12, K = 4

![Diagram showing the operation of LEACMD_WINDOW command](image)
3 LEA Hardware

This chapter is a short overview of the LEA ROM and the other hardware-related features of the LEA module.

3.1 LEA ROM Constants

The LEA module features an internal ROM that holds coefficients for commonly used mathematical functions and auxiliary vectors that can be used to emulate advanced vector operations or as vector constants. Table 3-1 and Table 3-2 show the ROM content of the LEA module.

### Table 3-1. LEA Common Functions Polynomial Coefficients

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Address (LEA)</th>
<th>Width</th>
<th>Size N</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEA_CONSTANT_LONG_SQRT</td>
<td>coefficients for SQRT(X-1)</td>
<td>0x8000</td>
<td>32B</td>
<td>33</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_EXP</td>
<td>coefficients for EXP(X)</td>
<td>0x8021</td>
<td>32B</td>
<td>13</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_COS</td>
<td>coefficients for COS(X)</td>
<td>0x8035</td>
<td>32B</td>
<td>12</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_INV</td>
<td>coefficients for 1/X</td>
<td>0x8041</td>
<td>32B</td>
<td>13</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_INV</td>
<td>coefficients for 1/X</td>
<td>0x804E</td>
<td>32B</td>
<td>33</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_SIN</td>
<td>coefficients for SIN(X)</td>
<td>0x8088</td>
<td>32B</td>
<td>33</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_INV</td>
<td>coefficients for 1/X</td>
<td>0x80A1</td>
<td>16B</td>
<td>5</td>
</tr>
<tr>
<td>LEA_CONSTANT_SQRT</td>
<td>coefficients for SQRT(X-1)</td>
<td>0x80E4</td>
<td>16B</td>
<td>13</td>
</tr>
<tr>
<td>LEA_CONSTANT_SINW</td>
<td>coefficients for SIN(X/PI)</td>
<td>0x80B3</td>
<td>16B</td>
<td>9</td>
</tr>
<tr>
<td>LEA_CONSTANT_COS</td>
<td>coefficients for COS(X)</td>
<td>0x80AF</td>
<td>16B</td>
<td>8</td>
</tr>
<tr>
<td>LEA_CONSTANT_INV</td>
<td>coefficients for 1/X</td>
<td>0x80B8</td>
<td>16B</td>
<td>17</td>
</tr>
<tr>
<td>LEA_CONSTANT_TAN</td>
<td>coefficient for TAN(X)</td>
<td>0x80C1</td>
<td>32B</td>
<td>12</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_ASIN</td>
<td>coefficient for ASIN(x)</td>
<td>0x80CD</td>
<td>32B</td>
<td>24</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_ATN1</td>
<td>coefficient for ATN(x) segment 1</td>
<td>0x80E5</td>
<td>32B</td>
<td>6</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_ATN2</td>
<td>coefficient for ATN(x) segment 2</td>
<td>0x80EB</td>
<td>32B</td>
<td>9</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_ATN3</td>
<td>coefficient for ATN(x) segment 3</td>
<td>0x80F4</td>
<td>32B</td>
<td>10</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_INV</td>
<td>coefficients for EXP(X^2)</td>
<td>0x80FE</td>
<td>32B</td>
<td>10</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_INV</td>
<td>coefficients for LOG(X)</td>
<td>0x8108</td>
<td>32B</td>
<td>13</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_INV</td>
<td>coefficients for EXP(X) auxiliary</td>
<td>0x8115</td>
<td>32B</td>
<td>10</td>
</tr>
<tr>
<td>LEA_CONSTANT_LONG_INV</td>
<td>coefficients for SIN(X^2)</td>
<td>0x811F</td>
<td>32B</td>
<td>4</td>
</tr>
</tbody>
</table>

### Table 3-2. LEA Auxiliary Vectors

<table>
<thead>
<tr>
<th>Name</th>
<th>Typical Use</th>
<th>Value</th>
<th>Address Range (Lea)</th>
<th>Width</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEA_CONSTANT_0</td>
<td>neutral element, dummy source</td>
<td>0x0</td>
<td>0xA000 to 0xA3FF</td>
<td>16B (dual)</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONSTANT_1</td>
<td>positive epsilon</td>
<td>0x1</td>
<td>0xA400 to 0xA7FF</td>
<td>16B (dual)</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONSTANT_4</td>
<td>positive amplitude margin 16B, + 0.5</td>
<td>0x4000</td>
<td>0xA800 to 0xABFF</td>
<td>16B (dual)</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONSTANT_7</td>
<td>neutral element, +1</td>
<td>0x7FFF</td>
<td>0xAC00 to 0xAFFF</td>
<td>16B (dual)</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONSTANT_8</td>
<td>substitutions, complementary element, conversion of ADC/DAC formats, -1,...</td>
<td>0x8000</td>
<td>0xB000 to 0xB3FF</td>
<td>16B (dual)</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONSTANT_C</td>
<td>negative amplitude margin 16B, -.5</td>
<td>0xC000</td>
<td>0xB400 to 0xB7FF</td>
<td>16B (dual)</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONSTANT_E</td>
<td>negative double epsilon, inverse element</td>
<td>0xFFF</td>
<td>0xB800 to 0xBBFF</td>
<td>16B (dual)</td>
<td>2048</td>
</tr>
</tbody>
</table>
Table 3-2. LEA Auxiliary Vectors (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Typical Use</th>
<th>Value</th>
<th>Address Range (Lea)</th>
<th>Width</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEA_CONST_F</td>
<td>negative epsilon</td>
<td>0xFFFF</td>
<td>0xBC00 to 0xBFFF</td>
<td>16B</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONST_LONG_0</td>
<td>neutral element, dummy source</td>
<td>0x0</td>
<td>0xC000 to 0xC7FF</td>
<td>32B</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONST_LONG_1</td>
<td>positive epsilon</td>
<td>0x1</td>
<td>0xC800 to 0xCFFF</td>
<td>32B</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONST_LONG_4</td>
<td>positive amplitude margin 32B, +.5</td>
<td>0x4000:0000</td>
<td>0xD000 to 0xD7FF</td>
<td>32B</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONST_LONG_7</td>
<td>neutral element</td>
<td>0x7FFF:FFFF</td>
<td>0xD800 to 0xDFFF</td>
<td>32B</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONST_LONG_8</td>
<td>substitutions, complementary element, conversion of ADC/DAC formats,…</td>
<td>0x8000:0000</td>
<td>0xE000 to 0xE7FF</td>
<td>32B</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONST_LONG_C</td>
<td>negative amplitude margin 32B, -.5</td>
<td>0xC000:0000</td>
<td>0xE800 to 0xEFFF</td>
<td>32B</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONST_LONG_E</td>
<td>negative double epsilon, inverse element</td>
<td>0xFFFF:FFE</td>
<td>0xF000 to 0xF7FF</td>
<td>32B</td>
<td>2048</td>
</tr>
<tr>
<td>LEA_CONST_LONG_F</td>
<td>negative epsilon</td>
<td>0xFFFF:FFFF</td>
<td>0xF800 to 0xFFFF</td>
<td>32B</td>
<td>2048</td>
</tr>
</tbody>
</table>

3.2 LEA Timer

The LEA module features a simple timeout timer that can be used for LEA oriented applications (for example, for task alignment or as a simple command timeout timer). The timer is running with the LEA clock and is counting up. It is reset each time a new LEA command is started. This timer can trigger interrupts and NMI by enabling the corresponding enable flags.

![Figure 3-1. LEA Timer Block Diagram](image-url)

3.3 LEA and Debug

The LEA module is a module that accelerates complex mathematical functions. It can be compared with the hardware multiplier that accelerates multiplications or the DMA controller that accelerates data transfers. LEA has no interface to CPU’s debugging module. Debugging of LEA applications is done by using The CPU’s debugging features and memory access features of the debugger. LEA may execute code while the CPU is in LPMx in some operation modes. Therefore, breakpoint may not always be possible directly after the command invoke instruction. This is caused due to the fact that the CPU is put into an artificial LPM like state when hitting a breakpoint or during single step. In those phases, LEA may still execute. Inserting a NOP instructions after the command invoke instruction allows to set breakpoints as usual.
3.4 LEA Hardware Registers

Figure 3-2 shows an overview of the most important hardware registers of the LEA.

<table>
<thead>
<tr>
<th>Register</th>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEACNF0</td>
<td>16/0</td>
<td>31/15: TISEL, TST, MEMFLTS, CFLT, TIMFLTS, FRES, DONEC, MEMFLTE, TIMFLTE, ILB, ILPM, LPR, FLTTHOLD, SWRST</td>
</tr>
<tr>
<td>LEACNF1</td>
<td>16/0</td>
<td>31/15: LEARSTAT, LEARSTAT, MEMFLTC, CFLT, TIMFLTC, FREEC, DONEC, LEAPVST, LEAMODE, BUSY</td>
</tr>
<tr>
<td>LEACNF2</td>
<td>16/0</td>
<td>31/15: LEASPTR</td>
</tr>
<tr>
<td>LEACMA</td>
<td>16/0</td>
<td>31/15: LEACMDP (high word)</td>
</tr>
<tr>
<td>LEACMCTL</td>
<td>16/0</td>
<td>31/15: LEACMDP (low word)</td>
</tr>
<tr>
<td>LEACMDSTAT</td>
<td>16/0</td>
<td>31/15: LEACMD (working command)</td>
</tr>
<tr>
<td>LEASOSTAT</td>
<td>16/0</td>
<td>31/15: LEASIVAL / LEASIVAL (high word, working register)</td>
</tr>
<tr>
<td>LEAS1STAT</td>
<td>16/0</td>
<td>31/15: LEASIVAL / LEASIVAL (low word, working register)</td>
</tr>
<tr>
<td>LEADSTSTAT</td>
<td>16/0</td>
<td>31/15: LEADSTVAL / LEAPMDST (high word, result register)</td>
</tr>
<tr>
<td>LEAPMDST</td>
<td>16/0</td>
<td>31/15: LEADSTVAL / LEAPMDST (low word, buffer register)</td>
</tr>
<tr>
<td>LEAPMCTL</td>
<td>16/0</td>
<td>31/15: TRG, CMDEN</td>
</tr>
<tr>
<td>LEAPMS0</td>
<td>16/0</td>
<td>31/15: LEAPMS0 / LEAPMS1 (high word, source register)</td>
</tr>
<tr>
<td>LEAPMS1</td>
<td>16/0</td>
<td>31/15: LEAPMS0 / LEAPMS1 (low word, source register)</td>
</tr>
<tr>
<td>LEAPMCB</td>
<td>16/0</td>
<td>31/15: LEACTX (command context)</td>
</tr>
<tr>
<td>LEAIFGSET</td>
<td>16/0</td>
<td>31/15: CMDS, SDI, OOIF, TIS, OVVS</td>
</tr>
<tr>
<td>LEAIE</td>
<td>16/0</td>
<td>31/15: CMDS, SDI, OOIE, TIE, OGUIE</td>
</tr>
<tr>
<td>LEAIFG</td>
<td>16/0</td>
<td>31/15: CMDFG, SDIFG, OOIFG, TIFG, OVLIFG</td>
</tr>
<tr>
<td>LEAIV</td>
<td>16/0</td>
<td>31/15: LEAV</td>
</tr>
</tbody>
</table>

Registers mainly for Programming Purposes

Registers mainly for Debug and Diagnostics Purposes

Figure 3-2. Overview of LEA hardware Registers
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<table>
<thead>
<tr>
<th>DATE</th>
<th>REVISION</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2021</td>
<td>*</td>
<td>Initial Release</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated