TSW3100 High-Speed Digital Pattern Generator

Contents

1 Hardware Configuration ........................................................................................................ 3
   1.1 Power Input Source ......................................................................................................... 3
   1.2 Output Power Regulators ............................................................................................ 3
   1.3 Switches and LEDs ........................................................................................................ 3
   1.4 Input and Output Connectors ....................................................................................... 4
2 Software Installation ........................................................................................................... 8
   2.1 USB-to-Ethernet Adapter Installation ............................................................................ 8
   2.2 Configure the USB-to-Ethernet Network ...................................................................... 9
   2.3 Installing the MATLAB Runtime Engine .................................................................... 11
   2.4 Starting the TSW3100 Application Software ............................................................... 13
3 Apply Power to TSW3100 and Connect to a Host ............................................................... 14
4 Host Interface .................................................................................................................... 14
   4.1 TSW3100 IP Address .................................................................................................... 14
   4.2 TSW3100 Control Files ............................................................................................... 15
   4.3 TSW3100 Data Pattern Format .................................................................................. 15
   4.4 TSW3100 Operation Sequence .................................................................................. 15
   4.5 TSW3100 Connection to LVDS HSDAC EVM ............................................................. 16
   4.6 TSW3100 Connection to CMOS HSDAC EVMs ......................................................... 17
   4.7 TSW3100 Master/Slave Operation .............................................................................. 18
5 Example MATLAB Functions for TSW3100 Control .......................................................... 18
   5.1 LVDS Pattern File Generation .................................................................................... 18
   5.2 CMOS Pattern File Generation ................................................................................... 19
   5.3 Pattern File Loading to TSW3100 ............................................................................... 20
   5.4 Running the TSW3100 ................................................................................................ 22
6 Generating LVDS and CMOS Test Patterns ...................................................................... 23
   6.1 TSW3100_MultitonePattern Software ...................................................................... 23
   6.2 TSW3100_Multitone Pattern Examples ..................................................................... 26
   6.3 TSW3100_CommSignalPattern Software ................................................................... 31
   6.4 TSW3100_CommSignalPattern Examples ................................................................. 34
   6.5 TSW3100_LTE_v2p8 Software .................................................................................... 39
   6.6 TSW3100_LTE_v2p8 Examples .................................................................................. 40

List of Figures

1 Do Not Use Windows Update to Find Adapter Software ....................................................... 8
2 Install USB-to-Ethernet Adapter Software ........................................................................ 9
3 USB-to-Ethernet Adapter Software Installation Complete ................................................ 9
4 Configure USB-to-Ethernet Connection .......................................................................... 10
5 Specify IP Address and Subnet Mask ............................................................................... 10
6 Choose Setup Language .................................................................................................. 11
7 MATLAB Welcome Screen ............................................................................................... 11

Stratix II, ByteBlaster II, USB-Blaster are trademarks of Altera Corporation.
Microsoft, Windows are registered trademarks of Microsoft Corporation.
LabVIEW is a trademark of National Instruments Corporation.
MATLAB is a trademark of The MathWorks, Inc.
All other trademarks are the property of their respective owners.

Copyright © 2007–2016, Texas Instruments Incorporated
List of Tables

1. Push-Button and DIP Switch Functions ................................................................. 3
2. LED Status Descriptions ....................................................................................... 4
3. Input and Output Connectors ............................................................................... 4
4. CMOS Output Data Bus A, Connector J63 .............................................................. 5
5. CMOS Output Data Bus B, Connector J64 .............................................................. 5
6. LVDS Output Connector J74 .................................................................................. 6
7. IP Address Digit Selection Using SW2 .................................................................. 14
8. TSW3100 LEDs for LVDS Patterns ..................................................................... 17
9. TSW3100 LEDs for CMOS Patterns ................................................................... 18
1 Hardware Configuration

The TSW3100 EVM can be set up in a variety of configurations to accommodate a specific mode of operation. Before starting the evaluation, you should decide on the configuration and make the appropriate connections or changes. The demonstration board comes with this factory-set configuration:

- Board set to the Ethernet IP 192.168.1.123 address. This address is controlled by switch SW2, using the DIP0 and DIP1 switches. (See Figure 12 and Table 7.)
- SW2 switch DIP2 set to OPEN. This switch is not currently used.
- SW2 switches DIP3–DIP7 set to OPEN. These switches are used to set the sync delay when operating two TSW3100 boards in the Master/Slave mode.
- FPGA Input Clock select jumper J50 jumper installed between pins 2–3. This directs the field-programmable gate array (FPGA) to use the onboard 100-MHz oscillator. For external CLK operation, set the jumper to pins 1–2 and provide a CMOS-level clock source to connector J41 (FPGA INPUT CLK).

1.1 Power Input Source

Complete the following to connect the power input source:

1. Connect the EVM-supplied, 18-AWG wires to the DC plug cable (Tensility 10-01776) to a qualified lab bench power supply. The 18-AWG red wire is the 5-V wire while the 18-AWG black wire is the ground wire.

2. Connect the 5-V power supply cable to J9, the Power In jack of the TSW3100 EVM.

1.2 Output Power Regulators

The TSW3100 provides two output power sources with these default settings:

- 3.3 V at 1 A at J10 and the return at J38
- 1.8 V at 1 A at J7 and the return to J39

Both power supplies are derived using low-noise LDO regulators and controlled by switch SW5. This switch is independent of the operation of main-board power switch SW1. Both LDOs are adjustable regulators and can be modified by changing one resistor. To change the output voltage of the 1.8-V supply, replace R27 with the appropriate value. To change the output voltage of the 3.3 V supply, replace R31 with the appropriate value. See the TI TPS76701 data sheet (SGLS157) for more information regarding these devices.

1.3 Switches and LEDs

The TSW3100 provides an eight-position DIP switch and four push-button switches for use during EVM operation. Table 1 describes the DIP switch functionality.

<table>
<thead>
<tr>
<th>Reference Designator</th>
<th>Switch Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>S3</td>
<td>SYNC</td>
<td>Sends a one-time SYNC pulse at the start of the test pattern</td>
</tr>
<tr>
<td>S7</td>
<td>START/STOP</td>
<td>Stops a test pattern that is running. When pressed again, starts the test pattern</td>
</tr>
<tr>
<td>S8</td>
<td>SPARE</td>
<td>Not used</td>
</tr>
<tr>
<td>S9</td>
<td>FPGA CONFIG</td>
<td>Reconfigures the FPGA when pressed</td>
</tr>
<tr>
<td>SW2</td>
<td>DIP0</td>
<td>Sets the board Ethernet IP address (1)</td>
</tr>
<tr>
<td>SW2</td>
<td>DIP1</td>
<td>Sets the board Ethernet IP address (1)</td>
</tr>
<tr>
<td>SW2</td>
<td>DIP2</td>
<td>Adjust SYNC when in CMOS mode (Master/Slave operation only)</td>
</tr>
<tr>
<td>SW2</td>
<td>DIP3–DIP7</td>
<td>Adjust SYNC when in LVDS mode (Master/Slave operation only)</td>
</tr>
</tbody>
</table>

(1) See Table 7 to set the TSW3100 board IP address using these switches.
Ten LEDs display the TSW3100 EVM status during its operation. Table 2 describes the meaning of each LED status.

**Table 2. LED Status Descriptions**

<table>
<thead>
<tr>
<th>Reference Designator</th>
<th>LED Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D13</td>
<td>PAT GEN IDLE</td>
<td>When power is applied, this LED should light, indicating the board is ready to load test-pattern information.</td>
</tr>
<tr>
<td>D14</td>
<td>PAT GEN CLK</td>
<td>When pattern generator starts, this LED lights, if the required clock is present. LED is OFF during idle mode.</td>
</tr>
<tr>
<td>D15</td>
<td>PAT GEN RUN</td>
<td>When the pattern generator starts, this LED lights. LED is OFF during idle mode.</td>
</tr>
<tr>
<td>D16</td>
<td>FIFO EMPTY ERROR</td>
<td>ON—error when loading the internal FIFO of the FPGA</td>
</tr>
<tr>
<td>D17</td>
<td>FIFO FULL ERROR</td>
<td>ON—error when unloading the internal FIFO of the FPGA</td>
</tr>
<tr>
<td>D18</td>
<td>LVDS PLL LOCK</td>
<td>ON—indicates feedback LVDS clock present on J74. Should always be ON when using LVDS outputs with an EVM plugged into J74</td>
</tr>
<tr>
<td>D19</td>
<td>DDR2 PLL LOCK</td>
<td>ON—indicates the presence of the FPGA clock used for the DDR2 interface. Should always be ON</td>
</tr>
<tr>
<td>D20</td>
<td>NIOS PLL LOCK</td>
<td>ON—indicates the FPGA clock is locked to the input clock. Should always be ON</td>
</tr>
<tr>
<td>D21</td>
<td>CMOS MODE</td>
<td>When pattern generator starts, this LED lights when the EVM is set for CMOS output mode. This LED is OFF during idle mode.</td>
</tr>
<tr>
<td>D22</td>
<td>LVDS MODE</td>
<td>When pattern generator starts, this LED lights when the EVM is set for LVDS output mode. This LED is OFF during idle mode.</td>
</tr>
</tbody>
</table>

(1) See Table 8 and Table 9 for LED patterns during TSW3100 operations.

### 1.4 Input and Output Connectors

Table 3 describes the input and output connectors.

**Table 3. Input and Output Connectors**

<table>
<thead>
<tr>
<th>Reference Designator</th>
<th>Connector Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>J9</td>
<td>Power connector</td>
<td>5-V–6-V VDC input power from ac-to-dc power supply</td>
</tr>
<tr>
<td>J24</td>
<td>240 DIMM</td>
<td>DDR2 dual-in-line memory module connector</td>
</tr>
<tr>
<td>J13</td>
<td>CONN MAGJACK</td>
<td>10/100 Ethernet connector</td>
</tr>
<tr>
<td>J74</td>
<td>160-pin 0.5-mm-pitch QSH-DP series Samtec high-speed connector</td>
<td>LVDS output data connector</td>
</tr>
<tr>
<td>J63</td>
<td>40-pin male header connectors</td>
<td>Data bus A CMOS output data</td>
</tr>
<tr>
<td>J64</td>
<td>40-pin male header connectors</td>
<td>Data bus B CMOS output data</td>
</tr>
<tr>
<td>J55</td>
<td>10-pin male header</td>
<td>JTAG interface to FPGA and serial PROM</td>
</tr>
<tr>
<td>J44</td>
<td>10-pin male header</td>
<td>JTAG interface to FPGA and FLASH</td>
</tr>
<tr>
<td>J10</td>
<td>Banana jack</td>
<td>3.3 V out at 1 A</td>
</tr>
<tr>
<td>J38</td>
<td>Banana jack</td>
<td>3.3-V return</td>
</tr>
<tr>
<td>J7</td>
<td>Banana jack</td>
<td>1.8-V out at 1 A</td>
</tr>
<tr>
<td>J39</td>
<td>Banana jack</td>
<td>1.8-V return</td>
</tr>
<tr>
<td>J47</td>
<td>SMA</td>
<td>Sync out (master mode only)</td>
</tr>
<tr>
<td>J48</td>
<td>SMA</td>
<td>Sync In. Used only in slave mode.</td>
</tr>
<tr>
<td>J73</td>
<td>SMA</td>
<td>CMOS CLK. Required when board is generating CMOS output data</td>
</tr>
<tr>
<td>J45</td>
<td>SMA</td>
<td>CLK OUT. Spare output clock. Same clock used by the FPGA</td>
</tr>
<tr>
<td>J41</td>
<td>SMA</td>
<td>FPGA INPUT CLK. Required when jumper J50 is set to external clock mode (1–2)</td>
</tr>
<tr>
<td>J49</td>
<td>SMA</td>
<td>Spare IO. Spare input or output if assigned to FPGA firmware. Default firmware does not assign this.</td>
</tr>
</tbody>
</table>
1.4.1 Output Data Connectors

The TSW3100 provides CMOS outputs to drive existing TI HSDAC EVMs. The CMOS outputs use two connectors which interface directly to the TI DAC5687 and DAC5688 EVMs when using the provided adapter board. Table 4 and Table 5 define the pinout of CMOS output connectors J63 and J64.

Table 4. CMOS Output Data Bus A, Connector J63

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CMOS data bit 15 (MSB)</td>
<td>21</td>
<td>CMOS data bit 5</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td>22</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>CMOS data bit 14</td>
<td>23</td>
<td>CMOS data bit 4</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
<td>24</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>CMOS data bit 13</td>
<td>25</td>
<td>CMOS data bit 3</td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td>26</td>
<td>GND</td>
</tr>
<tr>
<td>7</td>
<td>CMOS data bit 12</td>
<td>27</td>
<td>CMOS data bit 2</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
<td>28</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>CMOS data bit 11</td>
<td>29</td>
<td>CMOS data bit 1</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td>30</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>CMOS data bit 10</td>
<td>31</td>
<td>CMOS data bit 0 (LSB)</td>
</tr>
<tr>
<td>12</td>
<td>GND</td>
<td>32</td>
<td>GND</td>
</tr>
<tr>
<td>13</td>
<td>CMOS data bit 9</td>
<td>33</td>
<td>Sync</td>
</tr>
<tr>
<td>14</td>
<td>GND</td>
<td>34</td>
<td>GND</td>
</tr>
<tr>
<td>15</td>
<td>CMOS data bit 8</td>
<td>35</td>
<td>Spare</td>
</tr>
<tr>
<td>16</td>
<td>GND</td>
<td>36</td>
<td>GND</td>
</tr>
<tr>
<td>17</td>
<td>CMOS data bit 7</td>
<td>37</td>
<td>Spare</td>
</tr>
<tr>
<td>18</td>
<td>GND</td>
<td>38</td>
<td>GND</td>
</tr>
<tr>
<td>19</td>
<td>CMOS data bit 6</td>
<td>39</td>
<td>Spare</td>
</tr>
<tr>
<td>20</td>
<td>GND</td>
<td>40</td>
<td>GND</td>
</tr>
</tbody>
</table>

Table 5. CMOS Output Data Bus B, Connector J64

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CMOS data bit 15 (MSB)</td>
<td>21</td>
<td>CMOS data bit 5</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td>22</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>CMOS data bit 14</td>
<td>23</td>
<td>CMOS data bit 4</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
<td>24</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>CMOS data bit 13</td>
<td>25</td>
<td>CMOS data bit 3</td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td>26</td>
<td>GND</td>
</tr>
<tr>
<td>7</td>
<td>CMOS data bit 12</td>
<td>27</td>
<td>CMOS data bit 2</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
<td>28</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>CMOS data bit 11</td>
<td>29</td>
<td>CMOS data bit 1</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td>30</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>CMOS data bit 10</td>
<td>31</td>
<td>CMOS data bit 0 (LSB)</td>
</tr>
<tr>
<td>12</td>
<td>GND</td>
<td>32</td>
<td>GND</td>
</tr>
<tr>
<td>13</td>
<td>CMOS data bit 9</td>
<td>33</td>
<td>TXENABLE</td>
</tr>
<tr>
<td>14</td>
<td>GND</td>
<td>34</td>
<td>GND</td>
</tr>
<tr>
<td>15</td>
<td>CMOS data bit 8</td>
<td>35</td>
<td>Spare</td>
</tr>
<tr>
<td>16</td>
<td>GND</td>
<td>36</td>
<td>GND</td>
</tr>
<tr>
<td>17</td>
<td>CMOS data bit 7</td>
<td>37</td>
<td>Spare</td>
</tr>
<tr>
<td>18</td>
<td>GND</td>
<td>38</td>
<td>GND</td>
</tr>
<tr>
<td>19</td>
<td>CMOS data bit 6</td>
<td>39</td>
<td>Spare</td>
</tr>
<tr>
<td>20</td>
<td>GND</td>
<td>40</td>
<td>GND</td>
</tr>
</tbody>
</table>
The TSW3100 provides LVDS-level outputs to drive existing TI HSDAC EVMs. The LVDS outputs use a high-speed, 0.5-mm-pitch connector from Samtec, which interfaces directly to the TI DAC5682 EVM. Table 6 defines the pinout for the LVDS output connector J74.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+1.8VD</td>
<td>21</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>+1.8VD</td>
<td>22</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>+1.8VD</td>
<td>23</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>+1.8VD</td>
<td>24</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>25</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td>26</td>
<td>DSP3</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
<td>28</td>
<td>DSP4</td>
</tr>
<tr>
<td>9</td>
<td></td>
<td>29</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td>30</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>31</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>GND</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>+3.3VD</td>
<td>33</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>+3.3VD</td>
<td>34</td>
<td>DSP5</td>
</tr>
<tr>
<td>15</td>
<td>+3.3VD</td>
<td>35</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>+3.3VD</td>
<td>36</td>
<td>DSP6</td>
</tr>
<tr>
<td>17</td>
<td>DSP7</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>DSP1</td>
<td>38</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>DSP8</td>
<td>39</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>DSP2</td>
<td>40</td>
<td></td>
</tr>
<tr>
<td>41</td>
<td></td>
<td>61</td>
<td>DA13N</td>
</tr>
<tr>
<td>42</td>
<td></td>
<td>62</td>
<td>DB13N</td>
</tr>
<tr>
<td>43</td>
<td></td>
<td>63</td>
<td></td>
</tr>
<tr>
<td>44</td>
<td></td>
<td>64</td>
<td></td>
</tr>
<tr>
<td>45</td>
<td></td>
<td>65</td>
<td>DA12P</td>
</tr>
<tr>
<td>46</td>
<td></td>
<td>66</td>
<td>DB12P</td>
</tr>
<tr>
<td>47</td>
<td>DA15P</td>
<td>67</td>
<td>DA12N</td>
</tr>
<tr>
<td>48</td>
<td>DB15P</td>
<td>68</td>
<td>DB12N</td>
</tr>
<tr>
<td>49</td>
<td>DA15N</td>
<td>69</td>
<td></td>
</tr>
<tr>
<td>50</td>
<td>DB15N</td>
<td>70</td>
<td></td>
</tr>
<tr>
<td>51</td>
<td></td>
<td>71</td>
<td>DA11P</td>
</tr>
<tr>
<td>52</td>
<td></td>
<td>72</td>
<td>DB11P</td>
</tr>
<tr>
<td>53</td>
<td>DA14P</td>
<td>73</td>
<td>DA11N</td>
</tr>
<tr>
<td>54</td>
<td>DB14P</td>
<td>74</td>
<td>DB11N</td>
</tr>
<tr>
<td>55</td>
<td>DA14N</td>
<td>75</td>
<td></td>
</tr>
<tr>
<td>56</td>
<td>DB14N</td>
<td>76</td>
<td></td>
</tr>
<tr>
<td>57</td>
<td></td>
<td>77</td>
<td>DA10P</td>
</tr>
<tr>
<td>58</td>
<td></td>
<td>78</td>
<td>DB10P</td>
</tr>
<tr>
<td>59</td>
<td>DA13P</td>
<td>79</td>
<td>DA10N</td>
</tr>
<tr>
<td>60</td>
<td>DB13P</td>
<td>80</td>
<td>DB10N</td>
</tr>
</tbody>
</table>
Table 6. LVDS Output Connector J74 (continued)

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>81</td>
<td></td>
<td>101</td>
<td>DA7P</td>
</tr>
<tr>
<td>82</td>
<td></td>
<td>102</td>
<td>DB7P</td>
</tr>
<tr>
<td>83</td>
<td>DA8P</td>
<td>103</td>
<td>DA7N</td>
</tr>
<tr>
<td>84</td>
<td>DB9P</td>
<td>104</td>
<td>DB7N</td>
</tr>
<tr>
<td>85</td>
<td>DA9N</td>
<td>105</td>
<td></td>
</tr>
<tr>
<td>86</td>
<td>DB9N</td>
<td>106</td>
<td></td>
</tr>
<tr>
<td>87</td>
<td></td>
<td>107</td>
<td>DA6P</td>
</tr>
<tr>
<td>88</td>
<td></td>
<td>108</td>
<td>DB6P</td>
</tr>
<tr>
<td>89</td>
<td>DA8P</td>
<td>109</td>
<td>DA6N</td>
</tr>
<tr>
<td>90</td>
<td>DB8P</td>
<td>110</td>
<td>DB6N</td>
</tr>
<tr>
<td>91</td>
<td>DA8N</td>
<td>111</td>
<td></td>
</tr>
<tr>
<td>92</td>
<td>DB8N</td>
<td>112</td>
<td></td>
</tr>
<tr>
<td>93</td>
<td></td>
<td>113</td>
<td>DA5P</td>
</tr>
<tr>
<td>94</td>
<td></td>
<td>114</td>
<td>DB5P</td>
</tr>
<tr>
<td>95</td>
<td>DCLKP</td>
<td>115</td>
<td>DA5N</td>
</tr>
<tr>
<td>96</td>
<td>FPGA_CLKP</td>
<td>116</td>
<td>DB5N</td>
</tr>
<tr>
<td>97</td>
<td>DCLKN</td>
<td>117</td>
<td></td>
</tr>
<tr>
<td>98</td>
<td>FPGA_CLKN</td>
<td>118</td>
<td></td>
</tr>
<tr>
<td>99</td>
<td></td>
<td>119</td>
<td>DA4P</td>
</tr>
<tr>
<td>100</td>
<td></td>
<td>120</td>
<td>DB4P</td>
</tr>
<tr>
<td>121</td>
<td>DA4N</td>
<td>141</td>
<td></td>
</tr>
<tr>
<td>122</td>
<td>DB4N</td>
<td>142</td>
<td></td>
</tr>
<tr>
<td>123</td>
<td></td>
<td>143</td>
<td>DA0P</td>
</tr>
<tr>
<td>124</td>
<td></td>
<td>144</td>
<td>DB0P</td>
</tr>
<tr>
<td>125</td>
<td>DA3P</td>
<td>145</td>
<td>DA0N</td>
</tr>
<tr>
<td>126</td>
<td>DB3P</td>
<td>146</td>
<td>DB0N</td>
</tr>
<tr>
<td>127</td>
<td>DA3N</td>
<td>147</td>
<td></td>
</tr>
<tr>
<td>128</td>
<td>DB3N</td>
<td>148</td>
<td></td>
</tr>
<tr>
<td>129</td>
<td></td>
<td>149</td>
<td></td>
</tr>
<tr>
<td>130</td>
<td></td>
<td>150</td>
<td>DBCLKP</td>
</tr>
<tr>
<td>131</td>
<td>DA2P</td>
<td>151</td>
<td></td>
</tr>
<tr>
<td>132</td>
<td>DB2P</td>
<td>152</td>
<td>DBCLKN</td>
</tr>
<tr>
<td>133</td>
<td>DA2N</td>
<td>153</td>
<td></td>
</tr>
<tr>
<td>134</td>
<td>DB2N</td>
<td>154</td>
<td></td>
</tr>
<tr>
<td>135</td>
<td></td>
<td>155</td>
<td>SYNCP</td>
</tr>
<tr>
<td>136</td>
<td></td>
<td>156</td>
<td></td>
</tr>
<tr>
<td>137</td>
<td>DA1P</td>
<td>157</td>
<td>SYNCN</td>
</tr>
<tr>
<td>138</td>
<td>DB1P</td>
<td>158</td>
<td></td>
</tr>
<tr>
<td>139</td>
<td>DA1N</td>
<td>159</td>
<td></td>
</tr>
<tr>
<td>140</td>
<td>DB1N</td>
<td>160</td>
<td></td>
</tr>
<tr>
<td>161</td>
<td>GND</td>
<td>167</td>
<td>GND</td>
</tr>
<tr>
<td>162</td>
<td>GND</td>
<td>168</td>
<td>GND</td>
</tr>
<tr>
<td>163</td>
<td>GND</td>
<td>169</td>
<td>GND</td>
</tr>
<tr>
<td>164</td>
<td>GND</td>
<td>170</td>
<td>GND</td>
</tr>
<tr>
<td>165</td>
<td>GND</td>
<td>171</td>
<td>GND</td>
</tr>
<tr>
<td>166</td>
<td>GND</td>
<td>172</td>
<td>GND</td>
</tr>
</tbody>
</table>
1.4.2 JTAG Connectors

Two JTAG headers (10-pin key shrouded headers J55 and J44) are provided for configuring the Stratix II™ FPGA and the FLASH memory device. The programming is done by using an Altera ByteBlaster II™ or USB-Blaster™ cable. The board comes with operational firmware stored in a serial PROM device that loads the FPGA at power up. Downloading firmware is not required.

1.4.3 Ethernet Connector

The TSW3100 provides a 10/100 Ethernet interface for Ethernet connections up to 100 Mbps. The reference designator for this interface is J13.

2 Software Installation

TI provides several software tools to help you use the TSW3100 for evaluation of TI DACs. The user can follow the interface protocol discussed in Section 4.2.

2.1 USB-to-Ethernet Adapter Installation

The USB interface adapter is provided to allow an additional, dedicated PC IP address to connect to the fixed TSW3100 IP address. To install this adapter:

1. Connect the included USB-to-Ethernet adapter to a spare USB port of the host PC. The Windows Found New Hardware Wizard (Figure 1) displays. If this does not happen, ensure the cable is connected properly. Select the No, not this time option button and click Next.

![Figure 1. Do Not Use Windows Update to Find Adapter Software](image)

2. Insert the USB-to-Ethernet adapter installation CD. The installation should start automatically (Figure 2). When it starts, select the Install the software automatically (Recommended) option and click Next.
3. Wait for the Found New Hardware Wizard to complete (Figure 3). Press Finish.

4. Restart the host PC.

2.2 Configure the USB-to-Ethernet Network

1. Select the Windows Start menu, select the Control Panel, and choose the Network Connections item.

2. Double-click the Local Area Connection whose device name is ASIX AX88772 USB2.0 to Fast Ethernet Adapter. The Local Area Connection Properties dialog (Figure 4) displays.
Figure 4. Configure USB-to-Ethernet Connection

3. Double-click the Internet Protocol (TCP/IP) item (Figure 4) found under the General dialog tab and listed in the This Connection uses the following items selection list.

4. Select the Use the following IP address option (Figure 5). Type 192.168.1.1 for the IP address and 255.255.255.0 for the Subnet Mask.

Figure 5. Specify IP Address and Subnet Mask

5. Click OK for both the Internet Protocol (TCP/IP) Properties and Local Area Connection Properties dialogs.
2.3 **Installing the MATLAB Runtime Engine**

This section helps you install the MATLAB Runtime engine which is used to run the provide MATLAB executable code.

1. Double-click on the `MCRInstaller.exe` file located on the TSW3100 installation CD. The Choose Setup Language (Figure 6) displays. Click `OK` for English (United States).

![Figure 6. Choose Setup Language](image)

2. When the **MATLAB Component Runtime 7.5** screen (Figure 7) displays, click `Next`.

![Figure 7. MATLAB Welcome Screen](image)

3. For the **Customer Information** (Figure 8) screen, specify the **User Name**, **Organization**, select the desired user option button, and click **Next**.

![Figure 8. Customer Information](image)
4. When the Destination Folder screen (Figure 9) displays, click Next to install the MATLAB software in the default directory.

5. When the Ready to Install the Program screen (Figure 10) displays, click Install to begin the installation. The installation lasts approximately five minutes.
6. Click *Finish* once the *InstallShield Wizard Completed* screen (Figure 11) displays.

---

**Figure 10. Ready to Install the Program**

**Figure 11. InstallShield Wizard Completed**

### 2.4 Starting the TSW3100 Application Software

The TSW3100 has multiple GUIs that can be run from their supplied executable files. The files for WCDMA, tone, and LTE testing are TSW3100_CommSignalPattern.exe, TSW3100_MultiTonePattern.exe and TSW3100_LTE_v2p8.exe, respectively.
Apply Power to TSW3100 and Connect to a Host

To power the TSW3100 EVM, connect the EVM-supplied, 18-AWG wires to the DC plug cable (Tensility 10-01776) to a qualified lab bench power supply. The 18-AWG red wire is the 5-V wire while the 18-AWG black wire is the ground wire. Set switch SW1 to the ON position. The four LEDs D3–D6 should now light. In addition, D13, D19, and D20 should also light.

Now, connect the TSW3100 Ethernet to the PC with either an Ethernet crossover cable or a USB-to-Ethernet adapter. Within approximately 5 seconds, the green Ethernet connector should also light, indicating a connection to the host (usually PC).

Host Interface

The TSW3100 uses simple interface protocols with TCP/IP over Ethernet with control and data transfer by Trivial File Transfer Protocol (TFTP). The protocols are host operating system agnostic (Windows, Linux, and so forth), although all examples and software provided by Texas Instruments are developed for Microsoft® Windows® XP.

4.1 TSW3100 IP Address

The TSW3100 has a fixed IP address: 192.168.1.12x. The final digit x is defined by the DIP0 and DIP1 switch positions (Table 7) on SW2 (Figure 12) whenever power is applied or the FPGA is reconfigured.

![Figure 12. SW2 DIP Switches](image)

<table>
<thead>
<tr>
<th>DIP0 Position</th>
<th>DIP1 Position</th>
<th>IP Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Closed</td>
<td>Closed</td>
<td>192.168.1.120</td>
</tr>
<tr>
<td>Closed</td>
<td>Open</td>
<td>192.168.1.121</td>
</tr>
<tr>
<td>Open</td>
<td>Closed</td>
<td>192.168.1.122</td>
</tr>
<tr>
<td>Open</td>
<td>Open</td>
<td>192.168.1.123</td>
</tr>
</tbody>
</table>

For convenience, a USB-to-Ethernet adapter is provided for the host PC to maintain a dynamic IP address allocation and still connect to the TSW3100 using a separate, fixed IP address. See installation instructions for the USB-to-Ethernet adapter found in Section 2.1.
4.2 TSW3100 Control Files

The TSW3100 is controlled by transferring short files with four 32-bit control words. The content of these control words:

Word 1 - Function code

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Off</td>
</tr>
<tr>
<td>1</td>
<td>Error reset</td>
</tr>
<tr>
<td>2</td>
<td>Vector write</td>
</tr>
<tr>
<td>3</td>
<td>Reserved</td>
</tr>
<tr>
<td>4</td>
<td>Pattern gen master cmos start</td>
</tr>
<tr>
<td>5</td>
<td>Pattern gen master lvds start</td>
</tr>
<tr>
<td>6</td>
<td>Pattern gen slave cmos start</td>
</tr>
<tr>
<td>7</td>
<td>Pattern gen slave lvds start</td>
</tr>
<tr>
<td>8-31</td>
<td>Not used</td>
</tr>
</tbody>
</table>

Word 2 - Intro vector number
Starting vector number during 1st pass through pattern (defaults to zero)

Word 3 - Start vector number
Vector number during 2nd and later passes through pattern (defaults to zero)

Word 4 - Finish vector number
End vector for the pattern, which returns to start vector number

Words 2–4 and the data pattern must be a multiple of 4 vectors for LVDS output.

4.3 TSW3100 Data Pattern Format

The TSW3100 data pattern for the LVDS output consists of 16-bit little-endian words in a sequence representing the 16 differential outputs. Note, the low-voltage differential signaling (LVDS) SYNC and DATA CLK signals are generated in firmware and are not stored in memory. The TSW3100 data pattern for complementary metal-oxide semiconductor (CMOS) outputs uses 36-bits of a 64-bit little-endian word, with the final 28-bits set to zero.

These data files are easily generated with programs such as MATLAB™ or LabVIEW™, with MATLAB functions described in Section 5.

4.4 TSW3100 Operation Sequence

The TSW3100 operation consists of several file transfers to load and start a pattern. The basic steps are (assuming an IP address of 192.168.1.123):

1. Control off
   tftp -i 192.168.1.123 put control_off /tmp/control
   control_off is a file containing the 32-bit words:
   0x 00000000 00000000 00000000 00000000

2. Vector Write Start
   tftp -i 192.168.1.123 put control_vwn /tmp/control
   control_vwn is a file containing the 32-bit words:
   0x 00000002 00000000 00000000 00000000 00000000

3. Data Vector Pattern
The data vector pattern must be transferred in files with sizes less than 5M bytes, which equals 2.5M vectors for LVDS output or 1.25M vectors for CMOS outputs. Larger patterns are transferred in multiple steps using this sequence:

(a) Each file <5M bytes is first transferred to the TSW3100 processor memory.
   \texttt{tftp -i 192.168.1.123 put data\_pattern.bin /tmp/vector}

(b) Transfer a \texttt{ready\_rx} file to indicate that the processor should transfer the pattern from the processor memory to the pattern memory. The ready\_rx file is any non-zero file size. We use a file contain the 32-bit word: 0x 20090120
   \texttt{tftp -i 192.168.1.123 put ready\_rx /tmp/ready\_rx}

(c) We recommend generating a pause of 0.5 seconds per Mbyte, to allow the TSW3100 processor to transfer the pattern to pattern memory.

4. Control Pattern Generator Start

\texttt{tftp -i 192.168.1.120 put control\_file /tmp/control}

The TSW3100 pattern is started by the transfer of the control file words shown in Section 4.2.

4.5 \textit{TSW3100 Connection to LVDS HSDAC EVM}

For an LVDS output to a TI LVDS interface high-speed DAC EVM (DAC5682Z EVM), connect the DAC EVM to connector J74 (see Figure 13). This connection provides the 16 LVDS differential data bits, an LVDS DATA CLK at the data rate, and the LVDS SYNC signal to the DAC EVM. On the same connector, the high speed DAC EVM provides a clock to the TSW3100 to clock the output pattern. This clock must be at 1/8th the data rate of the LVDS data, or 1/4th the DATA CLK frequency, and have a minimum frequency of 25 MHz, for a minimum LVDS data rate of 200 MHz.

![Figure 13. Connection of the DAC5682Z EVM to the TSW3100](image)

When power is applied, LEDs D13 (PATT GEN IDLE), D19 (DDR2 PLL LOCK), and D20 (NIOS PLL LOCK) should light. When an LVDS clock signal is provided on connector J74, D18 (LVDS PLL LOCK) should light.

After the LVDS pattern starts, using the sequence in Section 4.4, LEDs D14 (PATT GEN CLK), D15 (PATT GEN RUN), and D24 (LVDS MODE) should light (Table 8).
Table 8. TSW3100 LEDs for LVDS Patterns

<table>
<thead>
<tr>
<th>LED Name</th>
<th>Power Applied</th>
<th>LVDS Pattern Starts</th>
</tr>
</thead>
<tbody>
<tr>
<td>D13</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>D14</td>
<td>ON</td>
<td></td>
</tr>
<tr>
<td>D15</td>
<td>ON</td>
<td></td>
</tr>
<tr>
<td>D18</td>
<td>ON (clock signal)</td>
<td>ON</td>
</tr>
<tr>
<td>D19</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>D20</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>D24</td>
<td>ON</td>
<td></td>
</tr>
</tbody>
</table>

4.6  **TSW3100 Connection to CMOS HSDAC EVMs**

For CMOS output to a TI CMOS interface high-speed DAC (Figure 14) EVM (DAC5688 EVM), connect the DAC EVM to connectors J63 and J64 using the provided adapter PCB. This connection provides the 32 LVCMOS (3.3-V) data bits to the DAC EVM. A clock at the CMOS output data rate must be provided to SMA connector J73 (CMOS CLK). This clock has a minimum frequency of 25 MHz, for a minimum CMOS data rate of 25 MHz. When using existing TI HSDAC EVMs, the TSW3100 CMOS CLK can be provided as follows:

- **TI HSDAC EVMs** (DAC5687EVM, DAC5688EVM, or TSW3003) using external clock mode – Use the PLL LOCK output SMA.
- **TI HSDAC EVMs** that include the CDCM7005 clock buffer using PLL clock mode – Use a spare CDCM7005 clock buffer output at the DAC data rate.
- **Other TI HSDAC EVMs** - Provide two synchronous clock sources or split an external clock source to provide a clock for both the DAC and TSW3100.

**NOTE:** The user must verify the timing of the DAC clock relative to the data to assure setup and hold times are met. These may require additional delay between the DAC EVM and TSW3100 clocks (easily accomplished by adding cable length).

![Figure 14. CMOS HSDAC Connection to the TSW3100](image-url)

When power is applied, LEDs D13 (PATT GEN IDLE), D19 (DDR2 PLL LOCK), and D20 (NIOS PLL LOCK) should light. There is no LED indication for the presence of the CMOS CLK.
After the CMOS pattern starts using the sequence in Section 4.4, LEDs D14 (PATT GEN CLK), D15 (PATT GEN RUN), and D21 (CMOS MODE) should light (Table 9).

Table 9. TSW3100 LEDs for CMOS Patterns

<table>
<thead>
<tr>
<th>LED Name</th>
<th>Power Applied</th>
<th>CMOS Pattern Starts</th>
</tr>
</thead>
<tbody>
<tr>
<td>D13</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>D14</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>D15</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>D19</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>D20</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>D21</td>
<td>ON</td>
<td>ON</td>
</tr>
</tbody>
</table>

4.7 TSW3100 Master/Slave Operation

The TSW3100 includes the ability to synchronize multiple boards using a master/slave synchronization, however, this mode is not documented.

5 Example MATLAB Functions for TSW3100 Control

Texas Instruments provides several functions in MATLAB for generation of pattern and control files and interfacing to the TW3100. These functions are provided as *.m files with the TSW3100.

These functions include:
- Section 5.1, LVDS Pattern File Generation
- Section 5.2, CMOS Pattern File Generation
- Section 5.3, Pattern File Loading to the TSW3100
- Section 5.4, Running the TSW3100

5.1 LVDS Pattern File Generation

The function `TSW3100writer_lvds` is used to generate the 16-bit words for the LVDS pattern. `File_Name` is a text string with file path and name for the output pattern file. The input data is assumed to be real or complex 16-bit integers, scaled between –32,768 and 32,767. The input variable `twos_or_offset` is a string that must start with a `t` (twos-compliment) or `o` (offset binary) to signify the format of the output pattern. The input variable `complex_or_real` is a string that must start with `c` or `r` (can be longer) to signify if the input vector is complex or real. The function returns the length of the pattern, which would be double the length of the input data for complex data because the output is interleaved complex.

```matlab
function vector_length=TSW3100writer_lvds(File_Name, data, twos_or_offset, complex_or_real);
% TSW3100writerfast_complex(File_Name, data, twos_or_offset)
% File_Name = text string with file path and name
% data = real or complex integer data scaled between
% -32768 (full scale negative) and
% 32767 (full scale positive)
% twos_or_offset = the matlab string 'two' for twos complement and
% 'off' for offset binary
% writes in little endian for TSW3100 LVDS output format
% 16-bits per vector, two vectors used for interleaved complex signal
if complex_or_real(1:1)=='c'
    % data is complex so interleave real and imaginary into array to write
    if twos_or_offset(1:1)=='t'
        data_interleaved(1:2:2*length(data))=real(data);
        data_interleaved(2:2:2*length(data))=imag(data);
    elseif twos_or_offset(1:1)=='o'
        data_interleaved(1:2:2*length(data))=real(data)+32768;
        data_interleaved(2:2:2*length(data))=imag(data)+32768;
    else
        error_msg = 'twos_or_offset must be string two... or off...'
    end
```
elseif complex_or_real(1:1)=='r'
% data is real so just copy into array to write
if twos_or_offset(1:1)=='t'
    data_interleaved=data;
else twos_or_offset(1:1)=='o'
    data_interleaved=data+32768;
else
    error_msg = 'twos_or_offset must be string starting with t or o'
end
else
    error_msg = 'twos_or_offset must be string starting with t or o'
end
vector_length=length(data_interleaved);
% write the little endian binary file
fp = fopen(File_Name,'wb');
fwrite(fp,data_interleaved,'ubit16')
close(fp);

5.2 CMOS Pattern File Generation

The function `TSW3100writer_cmos` is used to generate the 64-bit words for the CMOS pattern. The function takes three inputs:

- `File_Name` is a text string with file path and name for the output pattern file.
- `data` is assumed to be real or complex 16-bit integers, scaled between -32768 and 32767.
- `twos_or_offset` is a string that must start with a `t` (twos-complement) or `o` (offset binary) to signify the format of the output pattern. The function returns the length of the pattern.

```matlab
function vector_length=TSW3100writer_cmos(File_Name, data, twos_or_offset);
    % TSW3100writer_cmos_complex_twos/File_Name, data, twos_or_offset
    % File_Name = text string with file path and name
    % data = complex integer data scaled between
    % -32768 (full scale negative) and
    % 32767 (full scale positive)
    % twos_or_offset = a matlab string starting with 't' for twos complement and
    % 'o' for offset binary
    % writes in little endian for TSW3100 CMOS output format
    % 64-bits per vector, I = 16 MSBs, Q = next 16 bits, bits 33-36 are for
    % the extra 4 sync signals (not used here)
    vector_length=length(data);
    if twos_or_offset(1:1)=='t'
        % interleave the complex data with odd being real
        data_interleaved(1:4:4*length(data))=real(data);
        data_interleaved(2:4:4*length(data))=imag(data);
        data_interleaved(3:4:4*length(data))=0;
        data_interleaved(4:4:4*length(data))=0;
    elseif twos_or_offset(1:1)=='o'
        data_interleaved(1:4:4*length(data))=real(data)+32768;
        data_interleaved(2:4:4*length(data))=imag(data)+32768;
        data_interleaved(3:4:4*length(data))=0;
        data_interleaved(4:4:4*length(data))=0;
    else
        error_msg = 'twos_or_offset must be string starting with t or o'
    end
    % write the little endian binary file
    fp = fopen(File_Name,'wb');
    fwrite(fp,data_interleaved,'ubit16')
    fclose(fp);
```
5.3 Pattern File Loading to TSW3100

The function `TSW3100_vectorwrite_load` is used to process a complete MATLAB data pattern and does
the complete procedure to load it into the TSW3100 pattern memory. As needed, it breaks a large data
pattern into smaller pattern segments to transfer sequentially. The input arguments are the data pattern
`data`, `lvds_or_cmos` (a string starting with either `l` or `c`) indicating an LVDS or CMOS pattern,
`twos_or_offset` (a string starting with either `t` or `o`), and `IPdigit`, the last digit of the IP address
192.168.1.12x.

The output argument is the data pattern length, which can be 2× the input pattern length for LVDS
interleaved complex data.

This function includes two sub-functions:

- `TSW3100_vectorwrite_end`—transfers each pattern segment to TSW3100 process memory
- `transfer_file`—transfers the segment from processor memory to pattern memory

In addition, the functions `TSW3100writer_lvds` (Section 5.1) and `TSW3100writer_cmos` (Section 5.2). The
function `TSW3100_vectorwrite_load` performs these operations:

1. Check if input data is complex
2. Calculate the maximum pattern segment length that can be transferred
3. If less than the maximum length, transfer once
4. If more than the maximum length, break into segments and transfer each sequentially

Function `vector_length = TSW3100_vectorwrite_load (data, lvds_or_cmos, twos_or_offset, IPdigit)`
% TSW3100_vectorwrite_load(data,lvds_or_cmos,twos_or_offset,IPdigit)
% data = real or complex integer data scaled between
% -32768 (full scale negative) and
% 32767 (full scale positive)
% lvds_or_cmos = the matlab string starting with 'l' for twos complement and
% 'c' for offset binary
% twos_or_offset = the matlab string starting with 't' for twos complement and
% 'o' for offset binary

% automatically checks of the data vector is complex or real
if max(abs(imag(data)))>0
    complex = 2; % complex_or_real = 'c'
else
    complex = 1; % complex_or_real = 'r'
end

% finds the # of pattern vectors that result in 5MByte file which is
% the maximum for a single
if lvds_or_cmos(1) == 'l'
    maxlength = 2500*1024/complex;
    vector_length=complex*length(data);
else
    maxlength = 2500*1024/4;
    vector_length=length(data);
end

% convert matlab vector to binary format to load to pattern generator
if lvds_or_cmos(1) == 'l'
    % calculate the # of loads needed to transfer the data
    numloads=ceil(length(data)/maxlength);

    if numloads == 1
        % Pattern is less than the maximum pattern size, so we can
        % transfer all at once
        v_length=TSW3100writer_lvds('tsw3100_tempvector.bin', data, twos_or_offset,
            complex_or_real);
        transfer_file(IPdigit);
        TSW3100_vectorwrite_end(v_length,lvds_or_cmos,IPdigit);
    end
else
    % otherwise break into segments
    numloads = ceil(length(data)/maxlength);

    for i = 1:numloads
        segment = data(1:maxlength);
        if lvds_or_cmos(1) == 'l'
            % transfer each segment
            v_length=TSW3100writer_lvds('tsw3100_tempvector.bin', segment, twos_or_offset,
                complex_or_real);
            transfer_file(IPdigit);
            TSW3100_vectorwrite_end(v_length,lvds_or_cmos,IPdigit);
        else
            % transfer each segment
            v_length=length(segment);
            if complex_or_real == 'c'
                v_length=complex*v_length;
            end
            transfer_file(IPdigit);
            TSW3100_vectorwrite_end(v_length,lvds_or_cmos,IPdigit);
        end
    end
end
else
  \% Pattern is more than the maximum pattern size, so we must
  \% break the pattern into separate files and load sequentially

  \% Sequence through the # of loads - 1 at maximum size
  for index = 1:numloads-1
    \% Calculate min and max of pattern segment
    array_min_index = 1+(index-1)*maxlength;
    array_max_index = index*maxlength;
    \% Transfer the file
    v_length=TSW3100writer_lvds('tsw3100_tempvector.bin',
      data(array_min_index:array_max_index), twos_or_offset, complex_or_real);
    transfer_file(IPdigit);
    TSW3100_vectorwrite_end(v_length, lvds_or_cmos, IPdigit);
  end

  \% Now we need to transfer the final pattern segment

  \% Calculate min and max of the final pattern segment
  array_min_index = 1+(numloads-1)*maxlength;
  array_max_index = length(data);
  \% Transfer the file
  v_length=TSW3100writer_lvds('tsw3100_tempvector.bin',
    data(array_min_index:array_max_index), twos_or_offset, complex_or_real);
  transfer_file(IPdigit);
  TSW3100_vectorwrite_end(v_length, lvds_or_cmos, IPdigit);
else
  \% Calculate the # of loads needed to transfer the data
  numloads=ceil(length(data)/maxlength);

  if numloads == 1
    \% Pattern is less than the maximum pattern size, so we can
    \% Transfer all at once
    v_length=TSW3100writer_cmos('tsw3100_tempvector.bin', data, twos_or_offset);
    transfer_file(IPdigit);
    TSW3100_vectorwrite_end(v_length, lvds_or_cmos, IPdigit);
  else
    \% Pattern is more than the maximum pattern size, so we must
    \% Break the pattern into separate files and load sequentially

    \% Sequence through the # of loads - 1 at maximum size
    for index = 1:numloads-1
      \% Calculate min and max of pattern segment
      array_min_index = 1+(index-1)*maxlength;
      array_max_index = index*maxlength;
      \% Transfer the file
      v_length=TSW3100writer_cmos('tsw3100_tempvector.bin',
        data(array_min_index:array_max_index), twos_or_offset);
      transfer_file(IPdigit);
      TSW3100_vectorwrite_end(v_length, lvds_or_cmos, IPdigit);
    end

    \% Now we need to transfer the final pattern segment

    \% Calculate min and max of the final pattern segment
    array_min_index = 1+(numloads-1)*maxlength;
    array_max_index = length(data);
    \% Transfer the file
    v_length=TSW3100writer_cmos('tsw3100_tempvector.bin',
      data(array_min_index:array_max_index), twos_or_offset);
    transfer_file(IPdigit);
    TSW3100_vectorwrite_end(v_length, lvds_or_cmos, IPdigit);
  end
end
% transfer_file(IPdigit)
% IPdigit = x=0,1,2,3 - the last digit of IP address 192.168.1.12x
cmd_str = ['tftp -I 192.168.1.12' int2str(IPdigit) ' put tsw3100_tempvector.bin /tmp/vector']
dos(cmd_str) % write the command string to matlab window
pause(0.1); % pause a short time after tftp to allow processor to catchup

% sub-function to signal the end of the data file transfer. Signals for
% the TSW3100 processor to transfer the data from the processor memory
% to pattern memory
function TSW3100_vectorwrite_end(vector_length,lvds_or_cmos,IPdigit)
    % TSW3100_vectorwrite_end(vector_length,lvds_or_cmos,IPdigit)
    % signal end of vector load.
    % Pause (~ second/2 MB) required as TSW3100 loads from processor memory into SDRAM.
    control(1)=537461024;
    fp = fopen('ready_rx','wb');
    fwrite(fp,control,'ubit32');
    fclose(fp);
    cmd_str = ['tftp -I 192.168.1.12' int2str(IPdigit) ' put ready_rx /tmp/ready_rx']
dos(cmd_str)

    % Insert pause to allow TSW3100 processor to transfer pattern
    if lvds_or_cmos(1)=='l'
        pause(vector_length/1e6);
    else

5.4 Running the TSW3100

The function TSW3100_vectorwrite_load loads a pattern file and start the pattern display. The input arguments are the data pattern array data, lvds_or_cmos a string starting with either l (LVDS) or c (CMOS) indicating the pattern type, twos_or_offset a string starting with either t (twos compliment) or o (offset binary) indicating output pattern format, IPdigit, the last digit of the IP address 192.168.1.12x, and master_or_slave a string starting with either m (master) or s (slave) defines how the TSW3100 operates.

The function returns an error message if the input arguments are out of range. The main body of the function includes all the basic steps outlined in Section 2.4 Section 4.4.

function error_msg=TSW3100_run(data, lvds_or_cmos, twos_or_offset, IPdigit, master_or_slave)
% error_msg = TSW3100_run(data, lvds_or_cmos, twos_or_offset, IPdigit, master_or_slave)
% data = complex integer data scaled between
% -32768 (full scale negative) and
% 32767 (full scale positive)
% lvds_or_cmos = a matlab string starting with 'l' for LVDS output or 'c'
% for CMOS output
% twos_or_offset = a matlab string starting 't' for twos complement or
% 'o' for offset binary
% IPdigit = IP address 192.168.1.12x where x= 0,1,2 or 3
% master_or_slave = a matlab string starting 'm' for master or 's' for slave
error_msg =[];
% round and check input data
data=round(data);
if min(min(real(data)),min(imag(data))) < -32768 | max(max(real(data)), max(imag(data))) > 32767
    error_msg = 'data must be between -32768 and 32767'
end
if lvds_or_cmos(1) == 'l' & lvds_or_cmos(1) == 'c'
    error_msg = 'lvds_or_cmos must be a matlab string starting with l for LVDS output or c for CMOS output'
end
if twos_or_offset(1) == 't' & twos_or_offset(1) == 'o'
    error_msg = 'twos_or_offset must be a matlab string starting with t for twos complement or o for offset binary'
end
if master_or_slave(1) == 'm' & master_or_slave(1) == 's'
6 Generating LVDS and CMOS Test Patterns

TI provides two programs to generate test patterns for the TSW3100: TSW3100_MultitonePattern (Section 6.1) and TSW3100_CommSignalPattern (Section 6.3). Section 2.5 describes how to start these two TSW3100 software applications.

6.1 TSW3100_MultitonePattern Software

The TSW3100_MultitonePattern program can automatically generate a test pattern with single or multiple tones. The patterns can be complex or real for LVDS or CMOS outputs. The TSW3100 can be controlled directly from software interface, including loading, starting, and stopping the pattern.

Figure 15 shows the TSW3100_MultitonePattern Software GUI generating a pattern by using the default settings and clicking the Create and Save/Run TSW3100 button.
The graphical user interface controls for the TSW3100_MultiTonePattern window divide into these areas:

**Signal Characteristics area**

- **Sample Rate (MHz)**—sample rate of the pattern in MHz. Rate is independent of whether the pattern is interleaved or not. Interleaved data, such as complex data for the LVDS pattern or interleaved CMOS data, has an interface rate of twice this sample rate.
- **Backoff**—linear backoff of the maximum signal from full scale. TI recommends using a value of less than 0.999 for the backoff.
- **Resolution**—number of bits of the pattern
- **Vector size**—number of vectors in the pattern. Interleaved data, such as complex data for the LVDS pattern or interleaved CMOS data, has an interface rate of twice the number of vectors.
- **Random Seed**—selecting the Random Seed check box generates a different set of random phases each time the pattern is generated. If not selected, the exact same phases are used each time, and therefore the patterns are identical. In generating the multitone pattern, the phase of each tone is generated randomly to prevent aligning of the phase and generation of a very large peak-to-average ratio.
- **Invert**—multiplies (inverts) the signal by -1.

**Signal Type option**

- **Complex**—signal is complex.
- **Real**—signal is real.
SINC Correction area

- Enable—enables SINC correction, which applies a gradual increasing slope to compensate for the SINC rolloff of the HSDAC zero-order hold output.
- DAC IF Min (MHz)—DAC IF Min is the minimum frequency of the band at the DAC output. DAC IF MAX is calculated automatically using the formula, IF MIN plus the pattern bandwidth. The data pattern has a bandwidth that is equal to the sample rate for a complex signal and = the sample rate for a real signal. With an interpolating DAC that includes mixer capabilities, this band is often interpolated and mixed to a higher frequency.
- DAC Interp—specifies the interpolation used in the HSDAC. With the pattern sample rate, this defines the DAC sample conversion rate and therefore the SINC rolloff effect.

Tone Groups area

There can be up to four groups of tones combined into the final pattern. The Enable check box is used to select each desired group. Each tone group is defined by these input fields:
- ToneBW—total bandwidth (maximum frequency – minimum frequency) of this tone group. If there is only one tone in the group, the tone is at the Tone Center of the group and this parameter is ignored.
- #—number of tones in the group.
- Tone Center—center frequency of the tone in MHz. To avoid a pattern that is repetitive over a very short time scale, TI recommends setting this value slightly off from a round value. This is why 100.1 MHz is used rather than 100 MHz, which would repeat every 10 samples.
- Gain (dB)—amplitude in dB of each tone in the group, relative to tones in other groups (not to full scale – the backoff parameter in Signal Characteristics is used to set the power of the combined pattern relative to full scale). It is not the combined power of all the tones in the group, but for each tone. This can be a positive or negative value. If one group is set to 10 dB and a second group to –20 dB, the power difference for a tone in the first group compared to a tone in the second group is 30 dB.

TSW3100 Control area

These option buttons and other controls are used to load, start, and stop patterns with the TSW3100.
- Master/Slave option—operates TSW3100 in master or slave mode
- LVDS/CMOS option—generates LVDS or CMOS pattern
- Two’s Comp/Offset Bin option—selects twos-complement or offset-binary-pattern output format.
- LOAD and Run—check to load the pattern to the TSW3100 and start the pattern.
- Interleaved—check to generate interleaved complex data for CMOS pattern. For LVDS, this check box has no effect, because LVDS data must be interleaved.
- Start—restarts the TSW3100 pattern output, which started from the intro vector and sends a new SYNC for LVDS patterns.
- Stop—stops the TSW3100 pattern output.
- 192.168.1.12x—select fixed IP address for the USB-to-Ethernet adapter.
- Note: The Start and Stop functions can also be executed by using switch S7 on the TSW3100EVM. If the test pattern is currently running, pressing this switch once stops the pattern. Pressing the switch again then re-starts the pattern from the beginning.

External Figure

When checked, a separate window displays the amplitude of the pattern in dB vs. frequency. For real patterns, only the positive frequency amplitudes displays. A red, inverted triangle (Figure 15, Figure 17, and Figure 18) identifies the largest amplitude tone. If there are multiple tones with the same power, the lowest frequency is identified with the triangle.

NOTE: When you select the External Fig check box, a separate window with the amplitude vs frequency range graphic displays. This permits you to save, copy, and print the multi-tone pattern output.
6.2 TSW3100_Multitone Pattern Examples

6.2.1 Four Tone Groups Pattern

Overview: To set up four tone groups (Figure 16), change the sample rate to 500 MHz, and keep the other parameters at the default values displayed in Figure 15. To generate the pattern, click the Create and Save/Run TSW3100 button. The amplitude spectral plot for this pattern displays in Figure 17. The spectra for tone groups three and four do not show the individual tones, because the spacing is less than the pixel spacing for the display. The standard MATLAB figure control (magnifying glass) can be used to zoom in on the displayed tone group and see the individual tones (Figure 18).

This example illustrates the ability of the TSW3100_MultiTonePattern software to:
- Set different tone bandwidths.
- Select a negative tone center (Group 4).
- Use positive and negative gains.
- Employ a large number of tones.

![Tone Groups Settings](image)

Figure 16. Tone Groups Settings
Figure 17. Spectral Plot of the Four Tone Groups Pattern

Figure 18. Magnify Tone Groups 1–3 Shown in Figure 17
6.2.2 Download Four Tone Groups Pattern to TSW3100 / DAC5682Z EVM

Now download the pattern to the TSW3100 and send it to the DAC5682Z EVM. This sets the DAC5682Z with twice interpolation rate, increasing the data rate to 1 GSPS, and enables f/4 mixing, which quadrature mixes the IQ signal to an output signal centered at 250 MHz. Following the test setup procedure in Section 2 of the DAC5682Z/TSW3082EVM User's Guide:

1. Provide a 1-GHz clock to the DAC5682Z EVM. Apply power to the TSW3100 and DAC5682Z EVMs.
2. Connect to the host computer using the procedure in the DAC5682Z/TSW3082EVM User's Guide.
3. Load the following setup file for the CDCM7005: C:\Program Files\Texas Instruments\TSW3100\Example Register Files\Example_1.reg7005
4. Load the following setup file for the DAC5682Z: C:\Program Files\Texas Instruments\TSW3100\Example Register Files\Example_1.reg5682
5. Select the LOAD and Run check box.
6. Use the TSW3100 Control settings to select the Master, LVDS, and Two’s Comp options.
7. Regenerate the pattern by clicking the Create and Save/Run TSW3100 button.

The DAC output spectrum (10 MHz–490 MHz) should display similar to Figure 19.

![Figure 19. DAC5682Z Output Spectrum for Four Tone Groups](image-url)
6.2.3 Convert Four Tone Groups Pattern to Real IF

To convert the pattern to a real IF:

1. Select Real option in the Signal Type area.
2. De-select the Enable check box for Group 4, so that all tone groups generate positive frequencies.
3. Click the Create and Save/Run TSW3100 button.

The spectral plot in Figure 20 displays.

![Spectral Plot of Real IF Pattern](image)

---

6.2.4 Download Real IF Pattern to TSW3100 / DAC5682Z EVM

Now download the IF pattern to the TSW3100 and send the pattern to the DAC5682Z EVM. This sets the DAC5682Z with double interpolation, increasing the data rate to 1 GSPS. Following the test setup procedure in the DAC5682Z/TSW3082EVM User’s Guide:

1. Provide a 1 GHz clock to the DAC5682Z EVM.
2. Load the CDCM7005 with the following: C:\Program Files\Texas Instruments\TSW3100\Example Register Files\Example_2.reg7005 setting file.
3. Load the DAC5682Z with the following: C:\Program Files\Texas Instruments\TSW3100\Example Register Files\Example_2.reg5682 setting file.
4. Select the LOAD and Run check box.
5. Use the TSW3100 Control to select the Master, LVDS, and Two’s Comp options.
6. Regenerate the pattern by clicking Create and Save/Run TSW3100 button.

The DAC output spectrum (10 MHz–490 MHz) should display similar to Figure 21.
Figure 21. DAC5682Z Output Spectrum for Example 2
6.3 TSW3100_CommsSignalPattern Software

The TSW3100_CommsSignalPattern.exe program automatically generates a test pattern for several modulated communications signals such as Wideband Code Division Multiple Access (WCDMA), Time Division - Synchronous Code-Division Multiple Access (TD-SCDMA), and a generic Citriodora Amplitude Modulation (QAM) modulated signal. The patterns can be complex or real for LVDS or CMOS outputs. The TSW3100 can be controlled directly from the TSW3100_CommsSignalPattern software, including loading, starting, and stopping the pattern.

Figure 22 shows the TSW3100_CommsSignalPattern Software GUI generating a pattern by using the default settings and clicking the Create button.

The graphical user interface controls for the TSW3100_CommsSignalPattern window divide into these areas:

Test Models area

This section defines the chip or symbol data used for the pattern generation. The data for the WCDMA TM1, WCDMA TM3, WCDMA TM5, TD-SCDMA, and QAM test models were generated with the Agilent Advanced Digital System and typically demodulate with less than 0.3% EVM. See the file TI_WCDMA_GUI_v3_Test_Model_Stats.pdf for pictures of the demodulated signals in Agilent Visual Studio Analyzer.

- TM1 – 64 ch—WCDMA TM1 with 64 channels per 3GPP specification
- TM3 – 32 ch—WCDMA TM3 with 32 channels per 3GPP specification
- TM5 – 30 ch—WCDMA TM5 with 30 channels per 3GPP specification
- TD-SCDMA—TD-SCDMA Downlink signal with 16 user codes active
- QAM—Citriodora Amplitude Modulation.
Generating LVDS and CMOS Test Patterns

**Signal Type area**
- **Complex**—signal is complex.
- **Complex IF**—select check box to modulate the combined group of carriers to a complex IF frequency, using the values in the **Center Frequency** pane. When unchecked, the combined group of carriers is centered at 0 Hz.
- **Real**—signal is modulated to a real IF frequency per the values in the **Center Frequency** pane.

**Signal Characteristics area**
- **Chiprate (MSPS)**—chip or symbol rate of the baseband data in MSPS.
- **Interpolation (INT)**—integer value of the oversample rate from the chip or symbol data. The final pattern data rate is the chip rate × Interpolation. For example, 3.84 MSPS × 32 = 122.88 MSPS.
- **Vector size (K)**—number of K vectors in the pattern (× 1024). This is independent of whether the pattern is interleaved or not. For interleaved data, such as complex data for the LVDS pattern or interleaved CMOS data, this number of vectors is doubled.
- **Pilot Gain**—(TD-SCDMA test model only) linear gain of TD-SCDMA pilot relative to data. Typically used to reduce the peak power of the pilots, which can be quite large when several carriers are combined, as the pilots for each carrier add coherently.
- **Resolution**—number of bits in the pattern.
- **Backoff**—linear backoff of the maximum signal from full scale. TI recommends using a value of 0.95 or less for the backoff.
- **Alpha**—RRC filter characteristic. Usually 0.22 for WCDMA and TD-SCDMA.
- **QAM width**—(QAM test model only) width in resolution of the square QAM constellation, equal to the square root of the number of constellation points. For example, QAM64 has a width of 8 and QAM256 has a width of 16.
- **Max size**—sets the vector to the largest size possible, which uses all the baseband vector symbols (or chips).
- **Time offset**—slightly offsets the WCDMA carriers in time by 1/(N × Chiprate), where N is the number of active carriers. This slightly reduces the PAR of a multicarrier signal. Displays only for TM1, TM3, TM5, or QAM test models
- **Random Seed**—selecting the Random Seed check box generates a different set of random phases each time the pattern is generated. If not selected, the exact same phases are used each time, and therefore the patterns are identical. In generating the QAM patterns, the baseband symbol is generated randomly.
- **Invert**—multiplies (inverts) the signal by –1.
- **Time (ms)**—displays the total time of the pattern in milliseconds, which is VectorSize × 1024/Chiprate.

**Center Frequency area**
This pane controls the center frequency of the group of carriers. Each carrier is offset from this center frequency by the **Offset Freq (MHz)** value in the Carriers area.
- **fs/4**—sets the center frequency exactly to the sample rate divided by 4, or Chip Rate × interpolation/4.
- **ExactFreq**—uses the exact frequency specified in **IF (MHz)** and **Carrier Off Freq (MHz)**. When unselected, the frequency is rounded to the closest frequency that has a prime integer number of periods in the pattern time. When using the exact frequency, if there is not an integer number of periods in the pattern time, there may be a glitch in the pattern as it wraps from back to front. This is seen in the FFT display as skirts on the carrier (Figure 23). Typically this control is unselected. The rounded frequency for each carrier is stored in a log file in the subfolder /testfiles.
- **IF (MHz)**—center frequency for the carrier group. Note, this frequency is rounded to the lowest frequency that has an integer number of periods in the pattern time when **ExactFreq** is unchecked.
Carriers area

There can be up to four carriers for WCDMA/QAM and six carriers for TD-SCDMA that are combined into the final pattern. The Enable check box is used to select individual carriers, which are described with these fields:

- **Off Freq (MHz)**—offset frequency of the carrier in MHz from the center frequency. Note, this offset may be slightly shifted if the ExactFreq check box is unselected. When using the exact frequency, if there is not an integer number of periods in the pattern time, there may be a glitch in the pattern as it wraps from back to front. This is seen in the FFT display as skirts on the carrier (Figure 23). Typically the rounded frequency is used. The rounded frequency for each carrier is stored in a log file in the subfolder /testfiles.

- **Gain (dB)**—amplitude in dB of each carrier relative to other carriers (not to full scale). The Backoff parameter in the Signal Characteristics pane is used to set the power of the combined pattern relative to full scale. The Gain can be a positive or negative value. If one carrier is set to 10 dB and a second carrier to –20 dB, the power difference between the first carrier and the second carrier is 30 dB.

- **SCR Code**—carrier SCR code that can be used to set up the demodulation properties in a spectrum analyzer.

Display Options area

- **CCDF plot**—displays the pattern CCDF in a separate window when selected. Note, the zero time (during the uplink slots) of the TD-SCDMA pattern is included in the average power, so for TD-SCDMA, the downlink average power is ≈ 2.5 dB lower than displayed if an integer number of slots are used.

- **IQ vs T**—displays the real and complex time series of the pattern in a separate window when selected.

- **Ext FFT Plot**—displays the spectral plot in a separate window when selected. Useful to save, copy, and print spectral plot output.

- **Res BW (kHz)**—specifies the averaging window for the FFT plot, similar to the resolution bandwidth function of a spectrum analyzer.

TSW3100 Control area

These option buttons and other controls are used to load, start, and stop patterns with the TSW3100.

- **Master/Slave option**—operates TSW3100 in master or slave mode.

- **LVDS/CMOS option**—generates LVDS or CMOS pattern.

- **Two’s Comp/Offset Bin option**—selects twos-complement or offset-binary output format.

- **LOAD and Run**—check to load the pattern to the TSW3100 and start the pattern.

- **Interleaved**—check to generate interleaved complex data for CMOS pattern. For LVDS, this check box has no effect, because LVDS data must be interleaved.

- **Start**—restarts the TSW3100 pattern output, which started from the intro vector and sends a new SYNC for LVDS patterns.
• **Stop**— stops the TSW3100 pattern output
• **192.168.1.12x**— select fixed IP address for the USB-to-Ethernet adapter.
• **Create**— generates the composite signal pattern and loads it to the TSW3100 when the **LOAD and run** check box is selected.
• Note: The Start and Stop functions can also be executed by using switch S7 on the TSW3100EVM. If the test pattern is currently running, pressing this switch once stops the pattern. Pressing the switch again then re-starts the pattern from the beginning.

### 6.4 TSW3100_CommSignalPattern Examples

#### 6.4.1 Three Carrier WCDMA TM1 Pattern

To do a three carrier, WCDMA TM1, complex baseband example:

1. Select carriers at –7.5, 2.5 and 7.5 MHz.
2. Keep all the default values and select the **Enable** check boxes for **Carrier 3** and **Carrier 4** (Figure 24).

![Figure 24. Carrier Input Parameters for WCDMA TM1 Example](image)

3. Select the **CCDF** and **Ext FFT** check boxes.
4. Click the **Create** button. The CCDF and FFT windows display the signal characteristics shown in Figure 25 and Figure 26.
Figure 25. FFT of Three-Carrier WCDMA TM1 Pattern

Figure 26. CCDF of Three-Carrier WCDMA TM1 Pattern
6.4.2 Download Three-Carrier WCDMA TM1 Pattern to TSW3100 / DAC5687 EVM

Download the three-carrier WCDMA TM1 example to the TSW3100 and send the pattern to the DAC5687 EVM, which is a CMOS input HS DAC. Following the DAC5687 EVM user’s guide:

1. Provide a 491.52-MHz clock to the DAC5687 EVM on CLK2. Connect a SMA-to-SMA cable between J73 (CMOS CLK) of the TSW3100 EVM and J2 (PLLLOCK) of the DAC5687 EVM.

2. Apply power to the TSW3100 and DAC5687 EVMs. Connect to the host using the procedure in the DAC5687 EVM User’s Guide.

3. Load the DAC5687 with the following: C:\Program Files\Texas Instruments\TSW3100\Example Register Files\Example_3.reg5687. This sets the DAC5687 to use quadrature (×4) interpolation and provide an output clock of 122.88 MHz on PLLLOCK OUT. The DAC has its f_0/4 mixer enabled, which quadrature mixes the complex signal to 122.88 MHz.

4. Select the LOAD and Run check box.

5. Use the TSW3100 Control to select the Master, CMOS, and Two's Comp options.

6. Regenerate the pattern by clicking Create.

The DAC output spectrum (122.88 ±50 MHz) should display similar to Figure 27.

![Figure 27. DAC5687 Output Spectrum for WCDMA TM1 Example](image-url)
6.4.3 Four-Carrier QAM256 Pattern

To generate a four-carrier QAM256 signal, symbol rate of 8 MSPS, 20× oversampled, alpha = 0.12, 1000K vectors, offsets ±5 and 15 MHz, and a real IF with a center frequency of 40 MHz:

1. Select QAM from the Test Models area.
2. Set the Chiprate to 8 MSPS, Vector Size to 1000, and Alpha to 0.12 in the Signal Characteristics area.
3. Set the Signal Type to Real.
4. Specify a Center Frequency of 40 MHz.
5. For Carriers 1 through 4, set the Gains to 0, –10, –20, and –40 dB, respectively.

The GUI interface should look like Figure 28.

![Figure 28. GUI Interface for the Four-Carrier QAM256 Pattern](image)

6. Press the Create button.
The output FFT should be similar to Figure 29. Note, the spectrum shows the negative frequencies to be a mirror image of the positive frequencies as it is a real signal, rather than a complex signal.

![Figure 29. Four-Carrier QAM256 Pattern Spectral Plot](image)

6.4.4 Download Four-Carrier QAM Pattern to TSW3100 / DAC5687 EVM

Download the QAM signal to the TSW3100 and send the pattern to the DAC5687 EVM. Following the DAC5687 EVM user’s guide:

1. Provide a 256-MHz clock to the DAC5687 EVM on CLK2.
2. Load the following file: C:\Program Files\Texas Instruments\TSW3100\Example Register Files\Example_4.reg5687 settings file. This sets the DAC5687 with double interpolation and provides an output clock at 128 MHz on PLLLOCK OUT. In this configuration the DAC is not mixing, and so the DAC output frequency matches the frequency represented in the digital pattern.
3. Select the LOAD and Run check box.
4. Use the TSW3100 Control to select the Master, CMOS, and Two’s Comp options.
5. Regenerate the pattern by clicking Create.

The DAC output spectrum (56 ±50 MHz) should display similar to Figure 30.
Figure 30. DAC5687 Output Spectrum for Four-Carrier QAM256 Pattern

6.5 TSW3100_LTE_v2p8 Software

The TSW3100_LTE_v2p8 program can generate multiple LTE baseband signal patterns at different bandwidths. Using the TSW3085, the patterns are loaded in complex format through the LVDS output. Figure 31 shows the TSW3100 setup when using the TSW3085 with the EVM.

The GUI controls for the TSW3100_LTE_v2p8 are divided into these sections:

Properties Area
Resolution – number of bits of the pattern
Backoff – linear backoff of the maximum signal from full scale

Fractional Output Rate Area
Freq – DAC sampling rate divided by the interpolation factor. Sets the rate at which the pattern is loaded to the DAC for correct timing
Frames- Window of samples

Carriers Area
Center Freq – The location of the baseband signal
Relative Amplitude – Unit measurement distinction
1 – 8 Selection – LTE baseband signal characteristics, with option of selecting location of signal, amplitude, and the bandwidth of the signal

TSW3100 Control Area
Master/Slave option – Operates the TSW3100 in master or slave mode
LVDS/CMOS option – Generates specific output pattern for connection type
Two's Comp/Offset Bin – selects output format of pattern
Load and Run – Check to load the pattern to the TSW3100 and output to hardware
Interleaved – Used to generate interleaved complex data for CMOS pattern
192.168.1.12x – IP address used to load the TSW3100
Start/Stop – Starts pattern output or stops output
Ping – Test to ensure IP address is valid and connection acquired
When testing the TSW3100, ensure the Fractional Output Rate = DAC sampling rate / Interpolation. For example, if the DAC clock runs at 614.4 MHz and is defaulted to an interpolation of 2, the TSW3100 output rate must be set to 307.2 MHz. Multiple LTE bandwidth signals are available to test, as shown in Figure 32 and Figure 33. Each bandwidth also has two test models, TM1.1 and TM3.1. TM1.1 is used for ACPR measurements, whereas TM3.1 is used to test EVM performance when using the LTE signal.
Figure 32. LTE Bandwidth Selection Within GUI

Figure 33. Specific LTE Bandwidths Available for Testing
For testing other bandwidth data, multiple cell IDs were created so that separate testing can be done with different data. To select a different cell ID, two of the same bandwidth can be selected as shown in Figure 34 while the first selection is referenced to the first cell ID. If the first cell ID is filtered out in software, the second cell ID is the valid tested signal.

![Carriers and Relative Amplitude Table](image1)

**Figure 34. Testing Multiple LTE Cell IDs**

An example ACPR measurement is tested at 10-MHz bandwidth and is shown in Figure 35. The sideband noise should be obtainable to –70 dBc or more, depending on characteristic settings and the bandwidth being tested.

![Agilent Oscilloscope Screen](image2)

**Figure 35. ACPR of 10-MHz LTE Baseband Signal**
For further information on ACPR and EVM testing using the LTE GUI, refer to Application Report TSW3085 ACPR and EVM Measurements.
## Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from B Revision (October 2011) to C Revision

<table>
<thead>
<tr>
<th>Changes</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Rewrote Power Input Source section.</td>
<td>3</td>
</tr>
<tr>
<td>• Rewrote Apply Power to TSW3100 and Connect to a Host section.</td>
<td>14</td>
</tr>
</tbody>
</table>
STANDARD TERMS AND CONDITIONS FOR EVALUATION MODULES

1. **Delivery:** TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, or documentation (collectively, an “EVM” or “EVMs”) to the User (“User”) in accordance with the terms and conditions set forth herein. Acceptance of the EVM is expressly subject to the following terms and conditions.

1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM (“Software”) shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms and conditions that accompany such Software.

1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.

2 **Limited Warranty and Related Remedies/Disclaimers:**

2.1 These terms and conditions do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.

2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for any defects that are caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI. Moreover, TI shall not be liable for any defects that result from User's design, specifications or instructions for such EVMs. Testing and other quality control techniques are used to the extent TI deems necessary or as mandated by government requirements. TI does not test all parameters of each EVM.

2.3 If any EVM fails to conform to the warranty set forth above, TI's sole liability shall be at its option to repair or replace such EVM, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.

3 **Regulatory Notices:**

3.1 **United States**

3.1.1 **Notice applicable to EVMs not FCC-Approved:**

This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 **For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:**

**CAUTION**

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

**FCC Interference Statement for Class A EVM devices**

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.
FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210

Concerning EVMs Including Radio Transmitters:

This device complies with Industry Canada license-exempt RSS standard(s). Operation is subject to the following two conditions:
(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables:

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industry Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d’usage et ayant un gain admissible maximal et l’impédance requise pour chaque type d’antenne. Les types d’antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur.

3.3 Japan

3.3.1 Notice for EVMs delivered in Japan: Please see http://www.ti.co.jp/labs/ti_ja/general/eStore/notice_01.page 日本国内に輸入される評価用キット、ボードについては、次のところをご覧ください。
http://www.ti.co.jp/labs/ti_ja/general/eStore/notice_01.page

3.3.2 Notice for Users of EVMs Considered “Radio Frequency Products” in Japan: EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required by Radio Law of Japan to follow the instructions below with respect to EVMs:

1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry’s Rule for Enforcement of Radio Law of Japan.

2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or

3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.
【無線電波を送信する製品の開発キットをお使いになる際の注意事項】開発キットの中には技術基準適合証明を受けていないものがあります。技術基準適合証明を受けていないものご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。

1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用いただく。
2. 実験局の免許を取得後ご使用いただく。
3. 技術基準適合証明を取得後ご使用いただく。

なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。

日本テキサス・インスツルメンツ株式会社
東京都新宿区西新宿6丁目24番1号
西新宿三井ビル

3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page

電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page

4 EVM Use Restrictions and Warnings:

4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.

4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.

4.3 Safety-Related Warnings and Restrictions:

4.3.1 User shall operate the EVM within TI’s recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.

4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.

4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User’s handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.

5. Accuracy of Information: To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.
6. **Disclaimers:**

6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY WRITTEN DESIGN MATERIALS PROVIDED WITH THE EVM (AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.

6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS AND CONDITIONS SHALL BE CONSTRUED AS GRANTING OR CONFERING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT MADE, CONCEIVED OR ACQUIRED PRIOR TO OR AFTER DELIVERY OF THE EVM.

7. **USER’S INDEMNITY OBLIGATIONS AND REPRESENTATIONS.** USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS AND CONDITIONS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.

8. **Limitations on Damages and Liability:**

8.1 **General Limitations.** IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS AND CONDITIONS OR THE USE OF THE EVMS PROVIDED HEREUNDER, REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS OCCURRED.

8.2 **Specific Limitations.** IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY WARRANTY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS AND CONDITIONS, OR ANY USE OF ANY TI EVM PROVIDED HEREUNDER, EXCEED THE TOTAL AMOUNT PAID TO TI FOR THE PARTICULAR UNITS SOLD UNDER THESE TERMS AND CONDITIONS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM AGAINST THE PARTICULAR UNITS SOLD TO USER UNDER THESE TERMS AND CONDITIONS SHALL NOT ENLARGE OR EXTEND THIS LIMIT.

9. **Return Policy.** Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.

10. **Governing Law:** These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer agrees and represents that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
<th>Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td><a href="http://www.ti.com/audio">www.ti.com/audio</a></td>
<td>Copyright © 2016, Texas Instruments Incorporated</td>
</tr>
<tr>
<td>Amplifiers</td>
<td>amplifier.ti.com</td>
<td></td>
</tr>
<tr>
<td>Data Converters</td>
<td>dataconverter.ti.com</td>
<td></td>
</tr>
<tr>
<td>DLP® Products</td>
<td><a href="http://www.dlp.com">www.dlp.com</a></td>
<td></td>
</tr>
<tr>
<td>DSP</td>
<td>dsp.ti.com</td>
<td></td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td><a href="http://www.ti.com/clocks">www.ti.com/clocks</a></td>
<td></td>
</tr>
<tr>
<td>Interface</td>
<td>interface.ti.com</td>
<td></td>
</tr>
<tr>
<td>Logic</td>
<td>logic.ti.com</td>
<td></td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>power.ti.com</td>
<td></td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>microcontroller.ti.com</td>
<td></td>
</tr>
<tr>
<td>RFID</td>
<td><a href="http://www.ti-rfid.com">www.ti-rfid.com</a></td>
<td></td>
</tr>
<tr>
<td>OMAP Applications</td>
<td><a href="http://www.ti.com/omap">www.ti.com/omap</a></td>
<td></td>
</tr>
<tr>
<td>Processors</td>
<td>TI E2E Community</td>
<td></td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td><a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a></td>
<td></td>
</tr>
</tbody>
</table>